

The diagram illustrates the power system architecture for the K24, showing the flow of power from the AC adapter and battery through various regulators and ICs to the CPU and other components. The diagram is divided into sections A, B, C, and D, and includes a detailed title block.

**Key Components and Connections:**

- AC Adapter:** Provides DCIN (16.5V) to the PBUS SUPPLY/BATTERY CHARGER (ISL6258A, U7000).
- Battery:** Provides BATT\_POS\_F to the PBUS SUPPLY/BATTERY CHARGER (ISL6258A, U7000).
- Regulators:**
  - ISL6258A (U7000):** PBUS SUPPLY/BATTERY CHARGER.
  - TPS51117 (U7600):** CPUVTT (1.05V) regulator.
  - ISL9504B (U7400):** CPU VCORE regulator.
  - TPS51125 (U7200):** 5V (RT) regulator.
  - TPS51116 (U7300):** 1.5V regulator.
  - TPS62202 (U7760):** 1.8V LDO.
  - ISL6236 (U7500):** MCP\_CORE regulator.
- ICs and FETs:**
  - Q7050:** CHGR\_BGATE FET.
  - Q7800:** SMC\_PM\_G2\_EN FET.
  - Q7910:** P3V3S3\_EN FET.
  - Q7930:** P3V3S0\_EN FET.
  - Q7940:** P5V\_S0\_FET.
  - Q7971:** S3 TO S0 FETS.
- Control and Monitoring:**
  - MCP79 (U1400):** PM\_SLP\_S4\_L, SLP\_S3#, PCI\_RESET#.
  - SMC (U4900):** SMC\_PM\_G2\_EN (S5), SMC\_ONOFF\_L.
  - TPS51117 (U7600):** CPUVTT, CPUVTT\_S0\_EN (S0), CPUVTT\_S0\_PGOOD.
  - ISL9504B (U7400):** CPU VCORE, IMVP\_VR\_ON (VR\_ON), PGOOD.
  - TPS51125 (U7200):** P5V\_VR\_S0\_EN\_L, P3V3S5\_EN\_L, PGOOD1,2, VREG3.
  - TPS51116 (U7300):** 1.5V, S5, S3, DDTVTT\_EN.
  - TPS62202 (U7760):** 1.8V LDO, PP1V8\_S0\_REG.
  - ISL6236 (U7500):** MCP\_CORE, EN2, EN1, VOUT2, VOUT1.

**Power Block Diagram:**

The Power Block Diagram shows the power flow from the AC adapter and battery through various regulators and ICs to the CPU and other components. The diagram is divided into sections A, B, C, and D, and includes a detailed title block.

**Title Block:**

SYNC MASTER=DRAGON SYNC DATE=03/13/2008  
 PAGE TITLE: Power Block Diagram  
 Apple Inc.  
 051-7898  
 C.0.0  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 3 OF 109  
 SHEET  
 <CURRENT DESIGN SHEET> OF <TOTAL>

[illegible]

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC,SIG8E,PRQ,2.0,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC,SIG8E2,PRQ,2.26,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC,SIG8M,PRQ,2.4,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC,SIG8PU,PRQ,2.53,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC,SIG8LA,PRQ,2.66,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC,QMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC,SMC,M58/2117,9X9MM,TLP,MF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC,PROGM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ M/ USB,56 PIN,MUF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC,PROGM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROD

LOCKED BOOTROM APN IS 341S2443

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERTEC AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

Top

2

3

4

5

6

7

8

9

10

11

BOTTOM

SIGNAL

GROUND

SIGNAL(High Speed)

SIGNAL(High Speed)

GROUND

POWER

POWER

GROUND

SIGNAL(High Speed)

SIGNAL(High Speed)

GROUND

SIGNAL

8

7

6

5

4

3

2

1

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC,SIG8E,PRQ,2.0,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC,SIG8E2,PRQ,2.26,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC,SIG8M,PRQ,2.4,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC,SIG8PU,PRQ,2.53,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC,SIG8LA,PRQ,2.66,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC,QMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC,SMC,M58/2117,9X9MM,TLP,MF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC,PROGM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ M/ USB,56 PIN,MUF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC,PROGM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROD

LOCKED BOOTROM APN IS 341S2443

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERTEC AS ALTERNATE

8

7

6

5

4

3

2

1

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC,SIG8E,PRQ,2.0,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC,SIG8E2,PRQ,2.26,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC,SIG8M,PRQ,2.4,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC,SIG8PU,PRQ,2.53,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC,SIG8LA,PRQ,2.66,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC,QMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC,SMC,M58/2117,9X9MM,TLP,MF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC,PROGM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ M/ USB,56 PIN,MUF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC,PROGM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROD

LOCKED BOOTROM APN IS 341S2443

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERTEC AS ALTERNATE

8

7

6

5

4

3

2

1

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC,SIG8E,PRQ,2.0,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC,SIG8E2,PRQ,2.26,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC,SIG8M,PRQ,2.4,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC,SIG8PU,PRQ,2.53,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC,SIG8LA,PRQ,2.66,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC,QMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC,SMC,M58/2117,9X9MM,TLP,MF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC,PROGM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ M/ USB,56 PIN,MUF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC,PROGM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROD

LOCKED BOOTROM APN IS 341S2443

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7550 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERTEC AS ALTERNATE

8

7

6

5

4

3

2

1

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

8

7

6

5

4

3

2

1

BOM Variants


BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL


BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24	




















## D

D

## C





B


B


A

A














Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0


NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.


RGB DAC Disable:  
Okay to float all RGB\_DAC signals.  
DDC\_CLK0/DDC\_DATA0 pull-ups still required.


TV DAC Disable:  
Okay to float all TV\_DAC signals.  
Okay to float XTALIN\_TV and XTALOUT\_TV.  
DDC\_CLK0/DDC\_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases


SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP Ethernet & Graphics		DRAWING NUMBER	S122
Apple Inc.		051-7898	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	18 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			




SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008			
PAGE TITLE					
MCP PCI & LPC					
 Apple Inc.		DRAWING NUMBER	SHEET		
		051-7898	D		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	19 OF 109		
		C.0.0			
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS					



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP SATA & USB			
	Apple Inc.	DRAWING NUMBER	SHEET
		051-7898	D
		REVISION	BRANCH
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER=T18 MLB SYNC DATE=06/26/2008

PAGE TITLE

MCP HDA & MISC


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER 051-7898  
REVISION C.0.0  
BRANCH  
PAGE 21 OF 109  
SHEET







8122 D

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>










```

SYNC FROM T18
CHANGE RESET BUTTON TO RESET PADS
REMOVE UNUSED PCIE RESET SIGNALS
REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
CHANGE RTC COIN CELL TO LDO & SUPERCAP
ALIAS MEM_VTT_EN TO =DDRVTT_EN
CHANGE Y2810 AND U2850 TO SMALLER PARTS

```

SYNC MASTER=RAYMOND		SYNC DATE=04/05/2008	
PAGE TITLE			
SB Misc			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION		
	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		PAGE	
		28 OF 109	
		SHEET	



Page Notes

Power aliases required by this page:

- =PP3V3\_S3\_VREFMRGN  
- =PP3V3\_S5\_VREFMRGN  
- =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:

- =I2C\_VREFDACS\_SCL  
- =I2C\_VREFDACS\_SDA  
- =I2C\_PCA9557D\_SCL  
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:

VREFMRGN  
NO\_VREFMRGN

DAC channel  
Min DAC code  
Max DAC code  
Max sink I  
Max source I  
Nominal Vref  
Min Vref  
Max Vref  
Vref Stepping  
(per DAC LSB)

MEM A VREF DQ

MEM A VREF CA


MEM B VREF DQ

MEM B VREF CA

CPU FSB VREF

	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately  
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=BEN SYNC DATE=03/31/2008

PAGE TITLE

FSB/DDR3 Vref Margining

DRAWING NUMBER 051-7898

REVISION C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE 29 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

Page Notes

Power aliases required by this page:


- =P1V5\_S0\_MEM\_A  
- =P1V5\_S3\_MEM\_A  
- =PP0V75\_S0\_MEM\_VTT\_A  
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL  
- =I2C\_SODIMMA\_SDA

BCM options provided by this page:  
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

SYNC MASTER=BEN		SYNC DATE=06/30/2008	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

Page Notes

Power aliases required by this page:


- #P1V5\_S0\_MEM\_B  
- #P1V5\_S3\_MEM\_B  
- #P0V75\_S0\_MEM\_VTT\_B  
- #PSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:


- #I2C\_S0DIMMB\_SCL  
- #I2C\_S0DIMMB\_SDA

BCM options provided by this page:  
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)





"Expansion" (bottom) slot


SYNC MASTER=BEN		SYNC DATE=05/09/2008	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	
051-7898		D	
REVISION		C.0.0	
BRANCH		PAGE	
32 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


Required becaues MCP79 does not meet DDR3 spec power-up reset timing requirement.










PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B,HF,K19/K24	J3500	CRITICAL	


SYNC MASTER=VEMURI		SYNC DATE=01/30/2009	
PAGE TITLE			
SECUREDIGITAL CARD READER			
 Apple Inc.		MOATING NUMBER	SIZES
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		35 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEETS	
IV ALL RIGHTS RESERVED		OF <TOTAL>	









SYNC MASTER=SUMA		SYNC DATE=04/04/2008	
PAGE TITLE			
ETHERNET CONNECTOR			
	DRAWING NUMBER		SIZE
	051-7898		D
Apple Inc.	REVISION		
	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		39 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET> OF <TOTAL>	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0558	1	RES,0.68 OHM,1%,0402,SMD	R4100	CRITICAL	

D

D

C

C

B

B

A

A

SYNC MASTER=K19 MLB SYNC DATE=11/02/2008

PAGE TITLE

FireWire LLC/PHY (FW643)

DRAWING NUMBER 051-7898

REVISION C.0.0

BRANCH

PAGE 41 OF 109

SHEET

IV ALL RIGHTS RESERVED

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;

































## System (Sleep) LED Circuit




SYNC MASTER-YUAN.MA		SYNC DATE=05/28/2008	
PAGE TITLE			
SMC Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED.		REVISION	
		C.0.0	
SECURENT DESIGN SHEET		BRANCH	
		PAGE	50 OF 109
SHEET		SHEET	
		SHEET	OF <TOT>









## D



## C




B

B

A


A































SYNC MASTER=AUDIO		SYNC DATE=12/18/2008	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
	Apple Inc.	DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		66 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
IV ALL RIGHTS RESERVED			




SYNC MASTER=AUDIO		SYNC DATE=03/20/2009	
PAGE TITLE			
AUDIO: JACK			
 Apple Inc.	DRAWING NUMBER	051-7898	D
	REVISION	C.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET OF <TOTAL>			









## BIL CONNECTOR



## BATTERY CONNECTOR




SYMC MASTER=YUNWU		SYMC DATE=12/11/2008	
PART TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 109	
II. I NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF	
IV. ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



# 5V\_S3 / 3.3V\_S5 POWER SUPPLY

$$V_{OUT} = (2 * RA / RB) + 2$$

$$V_{OUT} = (2 * RC / RD) + 2$$




PAGE TITLE		PAGE NUMBER	
5V/3.3V SUPPLY		051-7898	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		72 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		IV ALL RIGHTS RESERVED	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.


## D

BA




[illegible]

VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYMC MASTER-K19 MLB		SYMC DATE=12/10/2008	
PAGE TITLE			
MCP CORE REGULATOR			
	DRAWING NUMBER		SIZE
	051-7898		D
	REVISION		
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II. NOT TO REPRODUCE OR COPY IT		75 OF 109	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS ARE RESERVED		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


CPUVTT POWER SUPPLY




SYNC MASTER=RAYMOND		SYNC DATE=02/08/2008	
PAGE TITLE		CPU VTT(1.05V) SUPPLY	
DRAWING NUMBER		051-7898	D
REVISION		C.0.0	
BRANCH			
PAGE		76 OF 109	
SHEET			
IV ALL RIGHTS RESERVED		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	




# 1.8V S0 SWITCHER




## 1.05V S0 PLL LDO





## MCP 1.05V S5 (AUXC) SUPPLY




SYNC MASTER=RAYMOND		SYNC DATE=01/23/2008			
PAGE TITLE					
MISC POWER SUPPLIES					
DRAWING NUMBER		051-7898	D		
REVISION		C.0.0			
NOTICE OF PROPRIETARY PROPERTY:		PAGE			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		77 OF 109			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET			
II NOT TO REPRODUCE OR COPY IT		DESIGN SHEETS			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF			
IV ALL RIGHTS RESERVED		<TOTAL DESIGN SHEETS>			









SYNC MASTER=NMARTIN		SYNC DATE=04/04/2008	
PAGE TITLE			
LVDS CONNECTOR			
	Apple Inc.	DRAWING NUMBER	051-7898
		REVISION	C.0.0
		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
		BRANCH	
		PAGE	90 OF 109
<CURRENT DESIGN SHEET>		<TOTAL DESIGN SHEETS>	



176A	=MCP_HDMI_TXC_P	==	DP_ML_P<3>		70C9 75C3
176B	=MCP_HDMI_TXC_N	==	DP_ML_N<3>	MAKE_BASE=TRUE	70C9 75C3
176C	=MCP_HDMI_TXD_P<0>	==	DP_ML_P<2>	MAKE_BASE=TRUE	70C1 75C3
176D	=MCP_HDMI_TXD_N<0>	==	DP_ML_N<2>	MAKE_BASE=TRUE	70C1 75C3
176E	=MCP_HDMI_TXD_P<1>	==	DP_ML_P<1>	MAKE_BASE=TRUE	
176F	=MCP_HDMI_TXD_N<1>	==	DP_ML_N<1>	MAKE_BASE=TRUE	70C1 75C3
176G	=MCP_HDMI_TXD_P<2>	==	DP_ML_P<0>	MAKE_BASE=TRUE	70C1 75C3
176H	=MCP_HDMI_TXD_N<2>	==	DP_ML_N<0>	MAKE_BASE=TRUE	70C1 75C3
176I	=MCP_HDMI_HPD	==	DP_HPD	MAKE_BASE=TRUE	70A8
17A1	=MCP_HDMI_DDC_CLK	==	DP_IQ_DDC_CLK	MAKE_BASE=TRUE	69C8
17A2	=MCP_HDMI_DDC_DATA	==	DP_IQ_DDC_DATA	MAKE_BASE=TRUE	69C8




Display Port Interoperability spec says that sources or sinks which do both DP and DVI must depend on the external adapter for pull ups on DDC lines (since DP AUX CH has 100K pull up/down on the MLB)..

SYNC MASTER=AMASON		SYNC DATE=04/18/2008	
DRAWING TITLE			
DISPLAYPORT SUPPORT			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



Port Power Switch




SYNC MASTER=AMASON		SYNC DATE=06/30/2008	
DisplayPort Connector			
Apple Inc.		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0 PAGE 94 OF 109 SHEET OF <TOTAL DESIGN_SHEETS>	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	6	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719,R9720,R9721,R9722		BKLT_ENG
116S0005	1	RES,1/16W,0.1 OHM,1%,0402,SM	R9700		BKLT_ENG

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2670	1	IC,LP8543,WHY LED BKLT CTRLR,QFN24,PROD	U9701	CRITICAL	

SYNC MASTER=KIRAN SYNC DATE=12/05/2008

PAGE TITLE		LCD BACKLIGHT DRIVER	
DRAWING NUMBER		051-7898	
REVISION		C.0.0	
BRANCH			
PAGE		97 OF 109	
SHEET			
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	



\*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.  
\*PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
\* LVDS\_IG\_BKL\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT





8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.  
Signals within each 4x group should be matched within 5 ps of strobe.  
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.  
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.  
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.  
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.  
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.  
Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.  
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_BMIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.  
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	904 1303
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	904 1306
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	904 1306
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	904 1306
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	984 904 1303 1303
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	984 1306
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	984 1306
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	984 1306
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	902 1383 1303
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	902 1306
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	902 1306
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	902 1306
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	982 902 1383
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	982 1306
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	982 1306
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	982 1306
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	908 1305 1306
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	908 1386
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	908 1386
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	908 908 1306
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	908 1386
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	906 1386
FSB_BREQ0_1	FSB_50S	FSB_1X	FSB BREQ0 L	906 1386
FSB_BREQ1_1	FSB_50S	FSB_1X	FSB BREQ1 L	1386
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB BERT L	906 1383
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	906 1383
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	906 1386
FSB_CPUHST_1	FSB_50S	FSB_1X	FSB CPURST L	906 1202 13A3
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	906 13A6
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	906 1386
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	908 13A3
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	882 984
CPU_FERR_1	CPU_50S	CPU_BMIL	CPU FERR L	908 1387
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNN L	908 13A3
CPU_INIT_1	CPU_50S	CPU_AGTL	CPU INIT L	906 13A3
CPU_ASYNC_8	CPU_50S	CPU_AGTL	CPU INTR	908 13A3
CPU_ASYNC_8	CPU_50S	CPU_AGTL	CPU NMI	988 13A3
CPU_PROCHOT_1	CPU_50S	CPU_AGTL	CPU PROCHOT L	905 1386 4104 6208
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	982 1202 13A3
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	988 13A3
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	908 13A3
PM_THERMTRIP_1	CPU_50S	CPU_BMIL	PM THERMTRIP L	906 1387 4104
FSB_CPUHST_1	CPU_50S	CPU_AGTL	FSB CPUSLP L	982 13A3
CPU_FROD_SB	CPU_50S	CPU_AGTL	CPU DPSLP L	982 13A3
CPU_DPRSTP_1	CPU_50S	CPU_AGTL	CPU DPRSTP L	982 13A3 4207
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	982 13A3
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	13A6
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	986 1383
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	986 1383
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	1203 1383
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	1203 1383
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	13A4
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	13A4
CPU_FERR_1	CPU_50S		CPU IERR L	906
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	2007 6208
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	6207
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	984 2581
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	983
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	983
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	986 906 1283
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	986 906 1283
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	986 906 1283
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	9A6 906 1286
XDP_TRST_1	CPU_50S	CPU_ITP	XDP TRST L	9A6 906 1283
XDP_BPM_1	CPU_50S	CPU_ITP	XDP BPM L<4..0>	906 1206
XDP_BPM_1_5	CPU_50S	CPU_ITP	XDP BPM L<5>	905 1206
(FSB_CPURST_1)	CPU_50S	CPU_ITP	XDP CPURST L	1204
	CPU_50S	CPU_BMIL	CPU VID<6..0>	1086 6207
	CPU_50S	CPU_BMIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	1085 62A5
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	10A5 62A5
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	

8

7

6

5

4

3

2

1

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

A

B

C

D

SYNC MASTER=T18 MLB

SYNC DATE=01/04/2008

CPU/FSB Constraints

Apple Inc.

051-7898

C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

100 OF 109

1



## PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

# Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.





















## SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_90D_HDD	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

	NET_TYPE


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	PCIE_90d	PCIE	PCIE MINI R2D P 605 29C7
	PCIE_90d	PCIE	PCIE MINI R2D N 605 29C7
	PCIE_90d	PCIE	PCIE MINI R2D C P 1683 29C5
	PCIE_90d	PCIE	PCIE MINI R2D C N 1683 29C5
	PCIE_90d	PCIE	PCIE MINI D2R P 605 1686 29C7
	PCIE_90d	PCIE	PCIE MINI D2R N 605 1686 29C7
	PCIE_90d	PCIE	PCIE FW R2D P 34C3
	PCIE_90d	PCIE	PCIE FW R2D N 34C3
	PCIE_90d	PCIE	PCIE FW R2D C P 1683 34C1
	PCIE_90d	PCIE	PCIE FW R2D C N 1683 34C1
	PCIE_90d	PCIE	PCIE FW D2R P 1686 34C1
	PCIE_90d	PCIE	PCIE FW D2R N 1686 34C1
	PCIE_90d	PCIE	PCIE FW D2R C P 34C3
	PCIE_90d	PCIE	PCIE FW D2R C N 34C3
	CLK_PCIE_100d	CLK_PCIE	PCIE CLK100M MINI P 16C3 29C5
	CLK_PCIE_100d	CLK_PCIE	PCIE CLK100M MINI N 16C3 29C5
	CLK_PCIE_100d	CLK_PCIE	PCIE CLK100M MINI CONN P 605 29C7
	CLK_PCIE_100d	CLK_PCIE	PCIE CLK100M MINI CONN N 605 29C7
	CLK_PCIE_100d	CLK_PCIE	PCIE CLK100M FC P 605 29C7
	CLK_PCIE_100d	CLK_PCIE	PCIE CLK100M FC N 605 29C7

MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP_PEX_CLK_COMP	16A6
------------------	--	--------------	------------------	------

	TMD5 IQ TXC	DP 100D	DISPLAYBOT	TMD5 IQ TXC P	
	TMD5 IQ TXC	DP 100D	DISPLAYBOT	TMD5 IQ TXC N	
	TMD5 IQ TXD	DP 100D	DISPLAYBOT	TMD5 IQ TXD P<2..0>	
	TMD5 IQ TXD	DP 100D	DISPLAYBOT	TMD5 IQ TXD N<2..0>	
	DP MI	DP 100D	DISPLAYBOT	DP MI P<3..0>	6901 7001 7001
	DP MI	DP 100D	DISPLAYBOT	DP MI C P<3..0>	7002 7007
	DP MI	DP 100D	DISPLAYBOT	DP MI N<3..0>	6901 7001 7001
	DP MI	DP 100D	DISPLAYBOT	DP MI C N<3..0>	7002 7007
	DP AUX CH	DP 100D	DISPLAYBOT	DP IQ AUX CH P	1786 6907
	DP AUX CH	DP 100D	DISPLAYBOT	DP IQ AUX CH N	1786 6907
	DP AUX CH	DP 100D	DISPLAYBOT	DP AUX CH SW P	6906
	DP AUX CH	DP 100D	DISPLAYBOT	DP AUX CH SW N	6905
	DP AUX CH	DP 100D	DISPLAYBOT	DP AUX CH C P	6904 7008
	DP AUX CH	DP 100D	DISPLAYBOT	DP AUX CH C N	6904 7008
	MCP HDMI RSET	MCP HW COME		MCP HDMI RSET	1786 2307
	MCP HDMI VPROBE	MCP HW COME		MCP HDMI VPROBE	1786 2307
	LVDS IQ A CLK	LVDS 100D	LVDS	LVDS IQ A CLK P	1783 6883
	LVDS IQ A CLK	LVDS 100D	LVDS	LVDS IQ A CLK F P	607 6802
	LVDS IQ A CLK	LVDS 100D	LVDS	LVDS IQ A CLK N	1783 6883
	LVDS IQ A CLK	LVDS 100D	LVDS	LVDS IQ A CLK F N	607 6802
	LVDS IQ A DATA	LVDS 100D	LVDS	LVDS IQ A DATA P<2..0>	607 1783 6802
	LVDS IQ A DATA	LVDS 100D	LVDS	LVDS IQ A DATA N<2..0>	607 1783 6802

1183	DP ML	DP 1000	DISPLAYPORT	DP ML CONN P<3..0>	70c3 70c4 70c5
1182		DP 1000	DISPLAYPORT	DP ML CONN N<3..0>	70c3 70c4 70c5

	MCP IFPAB RESET				MCP IFPAB RESET	1743	2306
	MCP IFPAB VDSORSE				MCP IFPAB VDSORSE	1743	2306
	SATA HDD R2D				SATA HDD R2D C P	1906	3742
					SATA HDD R2D C N	1906	3742
					SATA HDD R2D P	687	3745
					SATA HDD R2D N	687	3745
					SATA HDD R2D UF P		3744
					SATA HDD R2D UF N		3744
	SATA HDD D2R				SATA HDD D2R P	1906	3782
					SATA HDD D2R N	1906	3782
					SATA HDD D2R C P	687	3785
					SATA HDD D2R C N	687	3785
					SATA HDD D2R UF P		3784
					SATA HDD D2R UF N		3784
	SATA ODD R2D				SATA ODD R2D C P	1906	3703
					SATA ODD R2D C N	1906	3703
					SATA ODD R2D P	687	3706
					SATA ODD R2D N	647	687 3706
					SATA ODD R2D UF P		3704
					SATA ODD R2D UF N		3704
	SATA ODD D2R				SATA ODD D2R P	1906	3703
					SATA ODD D2R N	1906	3703
					SATA ODD D2R C P	687	3706
					SATA ODD D2R C N	687	3706
					SATA ODD D2R UF P		3704
					SATA ODD D2R UF N		3704
	MCP SATA TERM				MCP SATA TERM	1946	

SYNC MASTER-T18 MLB		SYNC DATE=01/04/2008	
PAGE TITLE			
MCP Constraints 1			
	Apple Inc.	DRAWING NUMBER	051-7898
		SIZE	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		PAGE	102 OF 109
<CURRENT DESIGN SHEET> OF <TOT		SHEET	

## PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMG_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.


## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCL 558	PCL	MCP_DEBUG<7..0>	1203 1807
PCT_AD	PCL 558	PCL	PCL_AD<23..8>	
PCT_ADD4	PCL 558	PCL	PCL_AD<24>	
PCT_AD	PCL 558	PCL	PCL_AD<31..25>	
PCT_AD	PCL 558	PCL	PCL_FAR	
PCT_A_BE_L	PCL 558	PCL	PCL_A_BE_L<3..0>	
PCT_CNTR	PCL 558	PCL	PCL_TRDY_L	
PCT_CNTR	PCL 558	PCL	PCL_DRVSEL_L	
PCT_CNTR	PCL 558	PCL	PCL_PERR_L	
PCT_CNTR	PCL 558	PCL	PCL_SERR_L	
PCT_CNTR	PCL 558	PCL	PCL_STOP_L	
PCT_CNTR	PCL 558	PCL	PCL_TRDY_L	
PCT_CNTR	PCL 558	PCL	PCL_FRAME_L	
PCT_ERQ0_L	PCL 558	PCL	PCL_ERQ0_L	1802 1807
PCT_GNT0_L	PCL 558	PCL	PCL_GNT0_L	
PCT_ERQ1_L	PCL 558	PCL	PCL_ERQ1_L	1802 1807
PCT_GNT1_L	PCL 558	PCL	PCL_GNT1_L	
PCT_INTW_L	PCL 558	PCL	PCL_INTW_L	
PCT_INTX_L	PCL 558	PCL	PCL_INTX_L	
PCT_INTY_L	PCL 558	PCL	PCL_INTY_L	
PCT_INTZ_L	PCL 558	PCL	PCL_INTZ_L	
MCP_PCL_CLK2	CLK_PCL 558	CLK_PCL	PCL_CLK33M MCP_R	1805
	CLK_PCL 558	CLK_PCL	PCL_CLK33M MCP	1805
LPC_AD	LPC 558	LPC	LPC_AD<3..0>	1883 4008 4203
LPC_FRAME_L	LPC 558	LPC	LPC_FRAME_L	1803 4008 4203
LPC_RESET_L	LPC 558	LPC	LPC_RESET_L	1803 2404
MCP_LPC_CLK0	CLK_LPC 558	CLK_LPC	LPC_CLK33M SMC_R	1883 2484
	CLK_LPC 558	CLK_LPC	LPC_CLK33M SMC	2481 4008
	CLK_LPC 558	CLK_LPC	LPC_CLK33M LPCPLUS	2481 4203
USB_EXTN	USB 900	USB	USB_EXTN_P	1903 38A8
	USB 900	USB	USB_EXTN_N	1903 38A8
	USB 900	USB	USB_EXTN_MUXED_P	3804
	USB 900	USB	USB_EXTN_MUXED_N	3804
	USB 900	USB	CONN_USB_EXTN_P	3803
	USB 900	USB	CONN_USB_EXTN_N	3803
USB_CAMERA	USB 900	USB	USB_CAMERA_P	1903 2985
	USB 900	USB	USB_CAMERA_N	1903 2985
	USB 900	USB	USB_CAMERA_CONN_P	605 2987
	USB 900	USB	USB_CAMERA_CONN_N	605 2987
USB_BT	USB 900	USB	USB_BT_P	1903 2985
	USB 900	USB	USB_BT_N	1903 2985
	USB 900	USB	CONN_USB2_BT_P	605 2987
	USB 900	USB	CONN_USB2_BT_N	605 2987
USB_TPAD	USB 900	USB	USB_TPAD_P	1903 4888
	USB 900	USB	USB_TPAD_N	1903 4888
	USB 900	USB	USB_TPAD_R_P	4887
	USB 900	USB	USB_TPAD_R_N	4887
USB_IR	USB 900	USB	USB_IR_P	1903 3907
	USB 900	USB	USB_IR_N	1903 3907
USB_EXTB	USB 900	USB	USB_EXTB_P	1903 38A4
	USB 900	USB	USB_EXTB_N	1903 3884
	USB 900	USB	CONN_USB_EXTB_P	3883
	USB 900	USB	CONN_USB_EXTB_N	3883
USB_SD	USB 900	USB	USB_CARDREADER_P	1903 3007
	USB 900	USB	USB_CARDREADER_N	1903 3007
MCP_USB_RBIA2	MCP_USB_RBIA2		MCP_USB_RBIA2_GND	1904
SMBUS_MCP_0_CLK	SM 558	SM	SMBUS_MCP_0_CLK	1286 2003 4388
SMBUS_MCP_0_DATA	SM 558	SM	SMBUS_MCP_0_DATA	1286 2003 4388
SMBUS_MCP_1_CLK	SM 558	SM	SMBUS_MCP_1_CLK	2003 4388
SMBUS_MCP_1_DATA	SM 558	SM	SMBUS_MCP_1_DATA	2003 4388
HDA_BIT_CLK	HDA 558	HDA	HDA_BIT_CLK	2002 5207
HDA_BIT_CLK_R	HDA 558	HDA	HDA_BIT_CLK_R	2004 2004
HDA_SYNC	HDA 558	HDA	HDA_SYNC	2002 5207
HDA_SYNC_R	HDA 558	HDA	HDA_SYNC_R	2004 2004
HDA_RST_L	HDA 558	HDA	HDA_RST_L	2004 2004
HDA_RST_R	HDA 558	HDA	HDA_RST_R	2002 5207
HDA_SPIN0	HDA 558	HDA	HDA_SPIN0	2007 5207
HDA_SPIN0_CODEC	HDA 558	HDA	HDA_SPIN0_CODEC	
HDA_SPOUT	HDA 558	HDA	HDA_SPOUT	2002 5207
HDA_SPOUT_R	HDA 558	HDA	HDA_SPOUT_R	2004 2004
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	2007
MCP_SUS_CLK	CLK_SLOW 558	CLK_SLOW	PM_CLK32K_SUSCLK_R	2083 2484
	CLK_SLOW 558	CLK_SLOW	PM_CLK32K_SUSCLK	2481 4005
SPI_CLK	SPI 558	SPI	SPI_CLK_R	2083 42A5 4208
	SPI 558	SPI	SPI_CLK	5105
	SPI 558	SPI	SPI_ALT_CLK	4205 4203
SPI_MOSI	SPI 558	SPI	SPI_MOSI_R	2083 42A5 4207
	SPI 558	SPI	SPI_MOSI	5104
	SPI 558	SPI	SPI_ALT_MOSI	4205 4205
SPI_MISO	SPI 558	SPI	SPI_MISO	2083

SYNC MASTER-T18 ML6		SYNC DATE=12/14/2007	
PAGE TITLE			
MCP Constrains 2			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS ARE RESERVED		REVISOR	
		C.0.0	
		BRANCH	
		PAGE	
		103 OF 109	
		SHEET	
		103 OF 109	

## MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

























SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

## 88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	1706
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	1706
	MCP_CLK25M_BUF0	ENET_MII_55G	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	1703 32A5
		ENET_MII_55G	MCP_BUF0_CLK	RTL8211_CLK25M_CXCTAL1	3186 32A3
	ENET_INTR_1	ENET_MII_55G	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55G	ENET_MII	ENET_MDIO	1703 3186
	ENET_MDC	ENET_MII_55G	ENET_MII	ENET_MDC	1703 3186
	ENET_PWDOWN_L	ENET_MII_55G	ENET_MII	ENET_PWRDWN_L	
		ENET_MII_55G	ENET_MII	ENET_CLK125M_EXCLK_R	3104
	ENET_EXCLK	ENET_MII_55G	ENET_MII	ENET_CLK125M_EXCLK	1706 31C1
		ENET_MII_55G	ENET_MII	ENET_EXD_R<3..0>	3104
	ENET_EXD	ENET_MII_55G	ENET_MII	ENET_EXD<0>	1706 31C1
	ENET_EXD_STRAP	ENET_MII_55G	ENET_MII	ENET_EXD<3..1>	1706 31C1
	ENET_EXD	ENET_MII_55G	ENET_MII	ENET_EX_CTRL	1706 31B1
		ENET_MII_55G	ENET_MII	ENET_EXCTL_R	31B4
		ENET_MII_55G	ENET_MII	ENET_CLK125M_TXCLK_R	3106
	ENET_TXCLK	ENET_MII_55G	ENET_MII	ENET_CLK125M_TXCLK	1703 3108
	ENET_TXD0	ENET_MII_55G	ENET_MII	ENET_TXD<0>	1703 3106
	ENET_TXD	ENET_MII_55G	ENET_MII	ENET_TXD<3..1>	1703 3106
	ENET_TXD	ENET_MII_55G	ENET_MII	ENET_TX_CTRL	1703 31B6
		ENET_MII_55G	ENET_MII	ENET_RESET_L	1703 31B7
	ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	31B3 33B8 33C8
		ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	31B3 33B8 33C8
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN P<3..0>	31B4 33C4 33C5
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN N<3..0>	31B4 33C4 33C5

87654321

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_1100	*	<110_OHM_DIFF	<110_OHM_DIFF	<110_OHM_DIFF	<110_OHM_DIFF	<110_OHM_DIFF	<110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_VF	*	<312_SPACING	7

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
FW_P0_TPA	FW_1100	FW_TP	FW_P0_TPA_P 3486 3604
FW_P0_TPA	FW_1100	FW_TP	FW_P0_TPA_N 3406 3604
FW_P0_TPB	FW_1100	FW_TP	FW_P0_TPB_P 3486 3604
FW_P0_TPB	FW_1100	FW_TP	FW_P0_TPB_N 3486 3604
FW_P1_TPA	FW_1100	FW_TP	FW_P1_TPA_P 3486 3688
FW_P1_TPA	FW_1100	FW_TP	FW_P1_TPA_N 3486 3688
FW_P1_TPB	FW_1100	FW_TP	FW_P1_TPB_P 3486 3688
FW_P1_TPB	FW_1100	FW_TP	FW_P1_TPB_N 3486 3688
Port 2 Not Used			

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_550	*	<55_OHM_SE	<55_OHM_SE	<55_OHM_SE	<55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	<3M_DIELECTRIC	7

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
	PHYSICAL	SPACING	
S23 SD_DATA	SD_550	SD_INTERFACE	SD_D<0> 3002
S24 SD_DATA	SD_550	SD_INTERFACE	SD_D<1> 3002
S25 SD_DATA	SD_550	SD_INTERFACE	SD_D<2> 3002
S26 SD_DATA	SD_550	SD_INTERFACE	SD_D<3> 3002
S27 SD_DATA	SD_550	SD_INTERFACE	SD_D<4> 3002
S28 SD_DATA	SD_550	SD_INTERFACE	SD_D<5> 3002
S29 SD_DATA	SD_550	SD_INTERFACE	SD_D<6> 3002
S30 SD_DATA	SD_550	SD_INTERFACE	SD_D<7> 3002
S32 SD_CLK	SD_550	SD_INTERFACE	SD_CLK 3002
S31 SD_CMD	SD_550	SD_INTERFACE	SD_CMD 3002

A

B

C

D

87654321

FireWire Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

051-7898

C.0.0

105 OF 109

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

SYNC MASTER=K19 MLB

SYNC DATE=12/01/2008

87654321

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
SMBUS SMC A S3 SCL	SMB_55G	SMB	SMBUS SMC A S3 SCL	605 605 4302
SMBUS SMC A S3 SDA	SMB_55G	SMB	SMBUS SMC A S3 SDA	605 605 4302
SMBUS SMC B S0 SCL	SMB_55G	SMB	SMBUS SMC B S0 SCL	4302
SMBUS SMC B S0 SDA	SMB_55G	SMB	SMBUS SMC B S0 SDA	4302
SMBUS SMC 0 S0 SCL	SMB_55G	SMB	SMBUS SMC 0 S0 SCL	4305
SMBUS SMC 0 S0 SDA	SMB_55G	SMB	SMBUS SMC 0 S0 SDA	4305
SMBUS SMC BSA SCL	SMB_55G	SMB	SMBUS SMC BSA SCL	6A7 4305
SMBUS SMC BSA SDA	SMB_55G	SMB	SMBUS SMC BSA SDA	6A7 4305
SMBUS SMC MGMT SCL	SMB_55G	SMB	SMBUS SMC MGMT SCL	4385
SMBUS SMC MGMT SDA	SMB_55G	SMB	SMBUS SMC MGMT SDA	4385

SMBus Charger Net Properties

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
CHGR CSI+	1TO1_DIFFPAIR		CHGR CSI P	
CHGR CSI-	1TO1_DIFFPAIR		CHGR CSI N	
CHGR CSO	1TO1_DIFFPAIR		CHGR CSO P	
CHGR CSO	1TO1_DIFFPAIR		CHGR CSO N	

87654321

SYNC MASTER=T18 MLB

SYNC DATE=01/04/2008

SMC Constraints

Apple Inc.

DRAWING NUMBER

051-7898

SIZE

D

REVISION

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE

106 OF 109

SHEET

106 OF 109

SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>





<