CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM,EVT,MLB,K21

04/18/11

matic / PCB #'s

NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
1-8870	1	SCHEM,MLB,K21	SCH	CRITICAL	
0-3023	1	PCBF,MLB,K21	PCB	CRITICAL	

v 18 17:52:39 2011

PRODUCT SAFETY REQUIREMENTS:

PCB,UL RECOGNIZED, MIN. 130-C TEMP RATING AND V-O FLAME RATING PER UL 796 & UL 94
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP RATING AND V-O FLAME RATING

DRAWING TITLE: SCHEM,MOCKUP,MLB,K21

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 1 OF 109

SHEET: 1 OF 75

2011-04-18

8 7 6 5 4 3 2 1

D C B A



SYNC_MASTER=K6_MLB SYNC_DATE=12/11/2009

PAGE TITLE

System Block Diagram

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 2 OF 109

SHEET 2 OF 75

K78/K21 POWER SYSTEM ARCHITECTURE

J6900 AC ADAPTER IN
DCIN(14.5V)
F6905 6A FUSE
SMC_DCIN_ISENSE
R7020
U7000 ISL6259HRTZ PBUS SUPPLY/ BATTERY CHARGER (PAGE 53)
PPVBAT_G3H
R7050
SMC_BATT_ISENSE
SMC_RESET_L
J6950
2S3P (6 TO 8.4V)
PPVBATT_G3H_CONN
Q7055
CHGR_BGATE
PPVBAT_G3H_CHGR_R
PPDCIN_G3H_OR_PBUS
R6905
D6905
R6920
PPVIN_G3H_P3V42G3H
F7040
PPBUS_G3H
R5400
ENABLE 3.425V G3HOT LT3470A U6990 (PAGE 52)
PP3V42_G3H_REG
SMC POWER SN0903048 U5010 (PAGE 42)
SMC_RESET_L
PP5V_S0_CPUVCCIOS0
CPUVCCIOS0_EN
1.05V ISL95870 U7600 (PAGE 59)
R7640
PPCPUVCCIO_S0_REG
SMC_CPU_FSB_ISENSE
CPUVCCIOS0_PGOOD
TPS22924 U3816/U3815 (PAGE 36)
PP1V05_T29_FET
T29_PWR_EN
R5320 SMC_CPU_VSENSE
PPVCORE_S0_CPU_REG
CPU VCORE MAX15092GTL U7400 (PAGE 57)
CPUIMVP_VR_ON
R5330 SMC_GFX_VSENSE
PPVCORE_S0_AXG_REG
CPUIMVP_PGOOD
CPUIMVP_AXG_PGOOD
DDRREG_EN
DDRVTT_EN
1.5V / 0.75V TPS51916 U7300 (PAGE 56)
R7350
PPDDR_S3_REG
PPVTT_S0_DDR_LDO
DDRREG_PGOOD
U7801
P1V5CPU_EN
PP1V5_S3RS0_FET
PP5V_S0_VCCSA
PVCCSA_EN
CPU_VCCSA_VID<1>
ISL95870A U7100 (PAGE 54)
R7140
PPVCCSA_S0_REG
PVCCSA_PGOOD
U2850
COUGAR-POINT (PCH) (PAGE 17~21)
PM_PCH_PWRGD
PM_PWRBTN_L
PM_SYSRST_L
PM_RSMRST_L
PM_DSW_PWRGD
PLT_RERST_L
CPU_PWRGD
PM_MEM_PWRGD
CPU U1000 (PAGE 9~15)
SM_DRAMPWROK
UNCOREPWRGOOD
RESET*
SMC_PM_G2_EN
SMC U4900 P60 (PAGE 41)
RC DELAY
P3V3S5_EN
PPVIN_S5_P5VP3V3
P5VS3_EN
P3V3S5_EN
5V (L/H) 3.3V (R/H) TPS51980 U7201 (PAGE 55)
PP5V_S3_REG
PP3V3_S5_REG
Q7860
PP5V_S0_FET
P5VS0_EN
P5VS3_PGOOD
P3V3S5_PGOOD
TPS720105 U7740 (PAGE 60)
PP1V05_SUS_LDO
PP3V3_SUS_FET
Q7820
Q7810
Q7840
P5V_3V3_SUS_EN
P3V3S3_EN
PP3V3_S3_FET
PP5V_SUS_FET
COUGAR-POINT (PCH)
SLP_S5#(E4)
SLP_SUS#
SLP_S4#(H4)
SLP_S3#(F4)
PM_SLP_S5_L
PM_SLP_SUS_L
P5V_3V3_SUS_EN
PM_SLP_S4_L
PM_SLP_S3_L
U1800
U7940
(PAGE 17~21)
R7978
PM_SLP_S3_R_L
1V05_S0_LDO_EN
CPUVCCIOS0_EN
PVCCSA_EN
P1V5S0_EN
P1V8S0_EN
P5VS0_EN
P3V3S0_EN
PBUSVSENS_EN
F9700
Q9706
LCD_BKLT_EN
&& BKLT_PLT_RST_L
VIN LP8550 U9701 (PAGE 66)
PPBUS_SW_LCDBKLT_PWR
PPVOUT_SW_LCDBKLT
Q5300
PBUSVSENS_EN
SMC_PBUS_VSENSE
Q3880
T29_A_HV_EN
T29BST_EN_UVLO
VIN LT3957 U3890 (PAGE 36)
PP15V_T29_REG
PP3V3_S0
P1V8_S0_EN
ISL8014A U7720 (PAGE 60)
PP1V8_S0_REG
P1V8S0_PGOOD
1V05_S0_LDO_EN
TPS720105 U7780 (PAGE 60)
PP1V05_S0_LDO.
U7770 TPS72015 (PAGE 60)
PP1V5_S0_REG
PP1V5S0_EN
T29_PWR_EN
TPS22924 U3810 (PAGE 36)
PP3V3_T29_FET
Q7830
P3V3S0_EN
CPUIMVP_AXG_PGOOD
P1V8S0_PGOOD
P5VS3_PGOOD
P3V3S5_PGOOD
CPUVCCIOS0_PGOOD
PVCCSA_PGOOD
ALL_SYS_PWRGD
PP3V3_S0_VMON
PP5V_S0_VMON
PP1V5_S3RS0_VMON
PP1V05_S0_VMON
VDD U7960 ISL88042IRTEZ (PAGE 62)
R7962
S5_PWRGD
SMC_ONOFF_L
SMC U4900 (PAGE 41)
PWRGD(P12)
RSMRST_IN(P13)
PWR_BUTTON(P90)
RSMRST_OUT(P15)
99ms DLY
IMVP_VR_ON(P16)
SYSRST(PA2)
P17(BTN_OUT)
SLP_S5_L(P95)
SLP_S4_L(P94)
SLP_S3_L(P93)
RES*
SYNC_DATE=19/01/2011

PAGE TITLE	Power Block Diagram
	Apple Inc.
DRAWING NUMBER	051-8870
SIZE	D
REVISION	3.13.0
BRANCH	
PAGE	3 OF 109
SHEET	3 OF 75

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-2684	K21i MLB DEVELOPMENT BOM	K21_DEVEL:ENG
607-8041	CMN PTS,PCBA,MLB,K21	K21_COMMON
639-2553	PCBA,MLB,1.8GHZ,HY 2GB,K21	K21_CMNPTS,EEEE:DP1F,CPU:1.8GHZ,DDR3:HYNIX_2GB
639-2554	PCBA,MLB,1.7GHZ,SA 4GB,K21	K21_CMNPTS,EEEE:DP1G,CPU:1.7GHZ,DDR3:SAMSUNG_4GB
639-2558	PCBA,MLB,1.8GHZ,EL 4GB,K21	K21_CMNPTS,EEEE:DP1H,CPU:1.8GHZ,DDR3:ELPIDA_4GB
639-2549	PCBA,MLB,1.7GHZ,EL 4GB,K21	K21_CMNPTS,EEEE:DP1J,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-2555	PCBA,MLB,1.8GHZ,HY 4GB,K21	K21_CMNPTS,EEEE:DP1K,CPU:1.8GHZ,DDR3:HYNIX_4GB
639-2557	PCBA,MLB,1.8GHZ,SA 4GB,K21	K21_CMNPTS,EEEE:DP1L,CPU:1.8GHZ,DDR3:SAMSUNG_4GB
639-2548	PCBA,MLB,1.7GHZ,HY 2GB,K21	K21_CMNPTS,EEEE:DP1M,CPU:1.7GHZ,DDR3:HYNIX_2GB
639-2550	PCBA,MLB,1.8GHZ,MI 2GB,K21	K21_CMNPTS,EEEE:DP1N,CPU:1.8GHZ,DDR3:MICRON_2GB
639-2551	PCBA,MLB,1.7GHZ,HY 4GB,K21	K21_CMNPTS,EEEE:DP1P,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-2552	PCBA,MLB,1.7GHZ,SA 2GB,K21	K21_CMNPTS,EEEE:DP1Q,CPU:1.7GHZ,DDR3:SAMSUNG_2GB
639-2556	PCBA,MLB,1.8GHZ,SA 2GB,K21	K21_CMNPTS,EEEE:DP1R,CPU:1.8GHZ,DDR3:SAMSUNG_2GB
639-2559	PCBA,MLB,1.7GHZ,MI 2GB,K21	K21_CMNPTS,EEEE:DP1T,CPU:1.7GHZ,DDR3:MICRON_2GB

Bar Code Labels / EEEE #’s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL,LIO,K99	[EEEE_DP1F]	CRITICAL	EEEE:DP1F
825-7563	1	LABEL,LIO,K99	[EEEE_DP1G]	CRITICAL	EEEE:DP1G
825-7563	1	LABEL,LIO,K99	[EEEE_DP1H]	CRITICAL	EEEE:DP1H
825-7563	1	LABEL,LIO,K99	[EEEE_DP1J]	CRITICAL	EEEE:DP1J
825-7563	1	LABEL,LIO,K99	[EEEE_DP1K]	CRITICAL	EEEE:DP1K
825-7563	1	LABEL,LIO,K99	[EEEE_DP1L]	CRITICAL	EEEE:DP1L
825-7563	1	LABEL,LIO,K99	[EEEE_DP1M]	CRITICAL	EEEE:DP1M
825-7563	1	LABEL,LIO,K99	[EEEE_DP1N]	CRITICAL	EEEE:DP1N
825-7563	1	LABEL,LIO,K99	[EEEE_DP1P]	CRITICAL	EEEE:DP1P
825-7563	1	LABEL,LIO,K99	[EEEE_DP1Q]	CRITICAL	EEEE:DP1Q
825-7563	1	LABEL,LIO,K99	[EEEE_DP1R]	CRITICAL	EEEE:DP1R
825-7563	1	LABEL,LIO,K99	[EEEE_DP1T]	CRITICAL	EEEE:DP1T

Sub BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-2684	1	K21 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM
607-8041	1	CMN PTS,PCBA,MLB,K21	CMNPTS	CRITICAL	K21_CMNPTS

SYNC_MASTER=MASTER SYNC_DATE=MASTER

PAGE TITLE

Revision History

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 4 OF 109

SHEET 4 OF 75

K21 BOM GROUPS

BOM GROUP	BOM OPTIONS
K21_COMMON	ALTERNATE,COMMON,K21_MISC,K21_DEBUG:ENG,K21_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP,PCH:B3
K21_MISC	CPUMEM_50,HUB1_2NONREM,HUB2_2NONREM,T29:YES,SDRV12C:MCU,SDRV_PD,KB_BL
K21_PROGPARTS	BOOTROM_PROG,SMC_PROG,T29ROM:PROG,T29MCU:PROG
K21_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,XDP_CPU:BPM,XDP_PCH,LPCPLUS,VREFMRGN,S0PGOOD_ISL,S3_S0_LED,VCCIOISNS_ENG,AIRPORTISNS_ENG,HDDISNS_ENG,LCDBKLTISNS_ENG
K21_DEVEL:PVT	LPCPLUS,XDP_CONN,XDP_PCH
K21_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K21_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMRGN_NOT
K21_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMRGN_NOT,LPCPLUS,VCCIOISNS_PROD,AIRPORTISNS_PROD,HDDISNS_PROD,LCDBKLTISNS_PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0550	1	IC,EEPROM,SERIAL,SPI,1Kx8,1.8V,MLP8,LF	U3690	CRITICAL	T29ROM:BLANK
341T0352	1	IC,T29-ROM,K21	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC,MCU,32B,LPC1112A,16KB/2KB,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341T0353	1	IC,T29-MCU,K21	U9330	CRITICAL	T29MCU:PROG
338S0895	1	IC,SMC,RENESAS,H8S/2117RP,9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK
341T0348	1	IC,SMC,K21	U4900	CRITICAL	SMC_PROG
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Macronix	U6100	CRITICAL	BOOTROM_BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,Numonyx	U6100	CRITICAL	BOOTROM_BLANK
341T0349	1	IC,EFI ROM,K21 K78	U6100	CRITICAL	BOOTROM_PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0977	376S0859		ALL	Diodes alt to Toshiba
376S0972	376S0612		ALL	Rohm alt to Toshiba
377S0107	377S0066		ALL	ONsemi alt to Semtech
138S0676	138S0691		ALL	Murata alt to Samsung
371S0679	371S0652		ALL	NXP alt to NXP
138S0679	138S0678		ALL	Murata/Samsung to Taiyo
138S0671	138S0673		ALL	Taiyo alt to Murata
337S4092	337S4100		ALL	EARLY 1.5GHZ CPU SAMPLES
337S4093	337S4101		ALL	EARLY 1.4GHZ CPU SAMPLES
353S3312	353S3055		ALL	NXP alt to Pericom
376S0790	376S0928		ALL	TI alt to Fairchild
128S0333	128S0294		ALL	Sanyo alt for Sanyo/Frederick
152S1462	152S1295		ALL	Toko alt for NEC inductor
104S0035	104S0011		ALL	Panasonic alt to Cyntec
152S1085	152S1307		ALL	Toko alt for Cyntec
514-0744	998-3941		ALL	Old J9400 alt to New J9400
376S0874	376S0895		ALL	FDMC0202S alt to RJK03E0DNS
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
338S0721	338S0923		ALL	SMSC USX2061 alt to USB2513B
152S1493	152S1300		ALL	Coilcraft alt to Murata

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4121	1	SNB,QAYS,QS,J1,1.8,17W,2+2,1.20,4M,BGA	U1000	CRITICAL	CPU:1.8GHZ
337S4119	1	SNB,QAYM,QS,J1,1.7,17W,2+2,1.20,3M,BGA	U1000	CRITICAL	CPU:1.7GHZ
337S4101	1	SNB,QAM1,QS,J1,1.6,17W,2+2,1.1,4M,BGA	U1000	CRITICAL	CPU:1.6GHZ
337S4100	1	SNB,QAM2,QS,J1,1.5,17W,2+2,1.1,4M,BGA	U1000	CRITICAL	CPU:1.5GHZ
337S4099	1	SNB,QAM3,QS,J1,1.4,17W,2+2,1.05,3M,BGA	U1000	CRITICAL	CPU:1.4GHZ
337S4098	1	SNB,QALV,QS,J1,1.3,17W,2+2,1.05,3M,BGA	U1000	CRITICAL	CPU:1.3GHZ
337S4080	1	COUGAR POINT,SLHAG,PRQ,BD82QS67	U1800	CRITICAL	PCH:B2
337S4091	1	COUGAR POINT,B3,SLJ4K,PRQ,BD82QS67	U1800	CRITICAL	PCH:B3
338S0976	1	IC,T29 Eagle Ridge,192 FCBGA,8x9MM	U3600	CRITICAL	T29:YES
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FGBA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FGBA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FGBA,V68A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FGBA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
353s2929	1	IC,ISL6259,BATCHARGER,3%,4X4MM,QFN28	U7000	CRITICAL	

PD Module Parts

806-2333	1	K21, T29 Fence	T29FENCE	CRITICAL	
806-2356	1	K21, T29 Can	T29CAN	CRITICAL	NOSTUFF
806-2347	1	K21, T29 Filter Can	T29FILTERCAN	CRITICAL	
806-2376	1	K78, mDP Can	MDPCAN	CRITICAL	
806-2377	1	K78, mDP Spring	MDPSPRING	CRITICAL	NOSTUFF

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
2GB	0
4GB	1

DIE REV	CFG 3
A	0
B	1

SYNC_MASTER=K17_REF SYNC_DATE=05/28/2009

PAGE TITLE: BOM Configuration

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 5 OF 109

SHEET: 5 OF 75

Functional Test Points

J4001: AirPort / BT Connector

FUNC_TEST

TRUE	PP3V3_WLAN_F	37	(Need 5 TPs)
TRUE	WIFI_EVENT_L	37 41	
TRUE	PCIE_AP_R2D_N	37 70	
TRUE	PCIE_AP_R2D_P	37 70	
TRUE	PCIE_CLK100M_AP_N	16 37 70	
TRUE	PCIE_CLK100M_AP_P	16 37 70	
TRUE	USB_BT_P	24 37 69	
TRUE	USB_BT_N	24 37 69	
TRUE	PCIE_AP_D2R_P	16 37 70	
TRUE	PCIE_AP_D2R_N	16 37 70	
TRUE	PCIE_WAKE_L	17 37	
TRUE	AP_RESET_CONN_L	37	
TRUE	AP_CLKREQ_O_L	37	
TRUE	=PP3V3_S3_BT	7 37	

(Need to add 8 GND TPs)

J4501: SATA SSD Connector

FUNC_TEST

TRUE	PP3V3_S0_HDD_R	38	(Need 5 TPs)
TRUE	SATA_HDD_D2R_C_P	38 69	
TRUE	SATA_HDD_D2R_C_N	38 69	
TRUE	SATA_HDD_R2D_N	38 69	
TRUE	SATA_HDD_R2D_P	38 69	
TRUE	SMC_HDD_OOB_TEMP_CONN	38	
TRUE	SMC_HDD_TEMP_CTL_CONN	38	

(Need to add 6 GND TPs)

J4700: LIO Connector

FUNC_TEST

TRUE	=PP3V42_G3H_ONEWIRE	7 40	
TRUE	=PP3V3_S0_AUDIO	7 40	(Need 2 TPs)
TRUE	=PP3V3R1V5_S0_AUDIO	7 40	
TRUE	SYS_ONEWIRE	40 41	
TRUE	SMC_BC_ACOK	40 41 42	
TRUE	=USB_PWR_EN	39 40 62	
TRUE	SMC_LID	6 40 41 42 49	
TRUE	=I2C_LIO_SDA	40 44	
TRUE	=I2C_LIO_SCL	40 44	
TRUE	=I2C_MIKEY_SCL	40 44	
TRUE	=I2C_MIKEY_SDA	40 44	
TRUE	AUD_IPHS_SWITCH_EN	19 40	
TRUE	AUD_IP_PERIPHERAL_DET	18 40	
TRUE	AUD_I2C_INT_L	18 40	
TRUE	AUD_GPIO_3	40 51	
TRUE	SPKRAMP_INR_N	40 51 74	
TRUE	SPKRAMP_INR_P	40 51 74	
TRUE	USB_EXTD_N	24 40 69	
TRUE	USB_EXTD_P	24 40 69	
TRUE	USB_CAMERA_N	18 40 69	
TRUE	USB_CAMERA_P	18 40 69	
TRUE	HDA_SDOUT	16 40 70	
TRUE	HDA_BIT_CLK	16 40 70	
TRUE	HDA_SDIN0	16 40 70	
TRUE	USB_EXTD_OC_L	24 40	
TRUE	HDA_RST_L	16 40 70	
TRUE	HDA_SYNC	16 40 70	

(Need to add 5 GND TPs)

J4800: SD Card Connector

FUNC_TEST

TRUE	PP3V3_SW_SD_PWR	33
TRUE	SD_CLK	33
TRUE	SD_CMD	33
TRUE	SD_D<7..0>	33
TRUE	SD_CD_L	33
TRUE	SD_WP	33

(Need to add 2 GND TPs)

J5100: LPC+SPI Connector

FUNC_TEST

TRUE	=PP3V3_S5_LPCPLUS	7 43
TRUE	=PP5V_S0_LPCPLUS	7 43
TRUE	LPC_AD<3..0>	16 41 43 70
TRUE	SPI_ALT_MOSI	43
TRUE	SPI_ALT_MISO	43
TRUE	LPC_FRAME_L	16 41 43 70
TRUE	PM_CLKRUN_L	17 41 43
TRUE	SMC_TMS	41 42 43
TRUE	LPCPLUS_RESET_L	25 43
TRUE	SMC_TDO	41 42 43
TRUE	SMC_TRST_L	41 43
TRUE	SMC_MD1	41 43
TRUE	SMC_TX_L	39 41 42 43
TRUE	LPC_CLK33M_LPCPLUS	25 43 70
TRUE	SPIROM_USE_MLB	19 43 50
TRUE	SPI_ALT_CLK	43
TRUE	SPI_ALT_CS_L	43
TRUE	LPC_SERIRQ	16 41 43
TRUE	LPC_PWRDWN_L	17 41 43
TRUE	SMC_TDI	41 42 43
TRUE	SMC_TCK	41 42 43
TRUE	SMC_RESET_L	41 42 43 53
TRUE	SMC_NMI	41 43
TRUE	SMC_RX_L	39 41 42 43
TRUE	LPCPLUS_GPIO	19 43

(Need to add 6 GND TPs)

J5600: Fan Connector

FUNC_TEST

TRUE	=PP5V_S0_FAN	7 48	
TRUE	FAN_RT_TACH	48	
TRUE	FAN_RT_PWM	48	

(Need to add 1 GND TP)

J5700: IPD Flex Connector

FUNC_TEST

TRUE	PP3V3_TPAD_CONN	49	
TRUE	PP5V_TPAD_FILT	49	
TRUE	=PP3V42_G3H_TPAD	7 49	
TRUE	USB_TPAD_CONN_P	49 74	
TRUE	USB_TPAD_CONN_N	49 74	
TRUE	=I2C_TPAD_SDA	44 49	
TRUE	=I2C_TPAD_SCL	44 49	
TRUE	SMC_ONOFF_L	41 42 49	
TRUE	SMC_LID	6 40 41 42 49	
TRUE	SMC_TPAD_RST_L	42 49	
TRUE	SMC_PME_S4_WAKE_L	41 42 49	

(Need to add 5 GND TPs)

J6900: DC-In Connector

FUNC_TEST

TRUE	=PP18V5_DCIN_CONN	7 52	(Need 6 TPs)
TRUE	=PP5V_S3_LIO_CONN	7 52	

(Need to add 5 GND TPs)

J6903: Speaker Connector

FUNC_TEST

TRUE	SPKRAMP_R_P_OUT	51 52 74	
TRUE	SPKRAMP_R_N_OUT	51 52 74	

(Need to add 3 GND TPs)

J6950: Battery Connector

FUNC_TEST

TRUE	PPVBAT_G3H_CONN	52 53	(Need 4 TPs)
TRUE	=SMBUS_BATT_SCL	44 52	
TRUE	=SMBUS_BATT_SDA	44 52	
TRUE	SYS_DETECT_L	52	

(Need to add 4 GND TPs near J6950 and 1 for shield)

J9000: Internal DP Connector

FUNC_TEST

TRUE	PPVOUT_SW_LCDBKLT	63 66	(Need 2 TPs)
TRUE	PP3V3_SW_LCD	63	(Need 2 TPs)
TRUE	I2C_TCON_SDA_R	63	
TRUE	I2C_TCON_SCL_R	63	
TRUE	LED_RETURN_6	63 66	
TRUE	LED_RETURN_5	63 66	
TRUE	LED_RETURN_4	63 66	
TRUE	LED_RETURN_3	63 66	
TRUE	LED_RETURN_2	63 66	
TRUE	LED_RETURN_1	63 66	
TRUE	DP_INT_HPD_CONN	63	
TRUE	DP_INT_AUX_CH_C_N	63 70	
TRUE	DP_INT_AUX_CH_C_P	63 70	
TRUE	DP_INT_ML_F_P<0>	63 70	
TRUE	DP_INT_ML_F_N<0>	63 70	
TRUE	DP_INT_ML_F_P<1>	63 70	
TRUE	DP_INT_ML_F_N<1>	63 70	

(Need to add 5 GND TPs)

Misc Voltages & Control Signals

FUNC_TEST

TRUE	PPBUS_G3H	7 52	
TRUE	PPVIN_SW_T29BST	7 36	
TRUE	PPBUS_S5_HS_COMPUTING_ISNS	7	
TRUE	PPDCIN_G3H	7	
TRUE	PP3V42_G3H	7	
TRUE	PPVRTC_G3H	7	
TRUE	PP5V_S5	7	
TRUE	PP5V_SUS	7	
TRUE	PP3V3_S5	7 74	
TRUE	PP3V3_SUS	7	
TRUE	PP3V3_S3	7	
TRUE	PP1V8_S0	7	
TRUE	PP3V3_S0	7 74	
TRUE	PP1V5_S3	7 68	
TRUE	PP1V5_S3RS0	7 68	
TRUE	PP1V5_S0	7	
TRUE	PP1V05_S0	7	
TRUE	PPVTTDDR_S3	7	
TRUE	PP0V75_S0_DDRVTT	7	
TRUE	PPVCCSA_S0_CPU	7	
TRUE	PP1V05_SUS	7	
TRUE	PP15V_T29	7	
TRUE	PP3V3_T29	7	
TRUE	PP1V05_T29	7 36	
TRUE	PP1V05_S0_PCH_VCCADPLL	7	
TRUE	PPVCORE_S0_CPU	7	
TRUE	PPVCORE_S0_AXG	7	
TRUE	PP1V5_S3_CPU_VCCDQ	7	
TRUE	PP1V05_S0_CPU_VCCPQE	7	
TRUE	PP1V8_S0_CPU_VCCPLL_R	7	

(Need to add 27 GND TPs)

J5715: KB BKLT CONNECTOR

FUNC_TEST

TRUE	KBDLED_FB	49	
TRUE	KBDLED_ANODE	49	

(Need to add 2 GND TP)

NO_TEST Nets

NO_TEST

17	TP_CRT_IG_BLUE	TRUE	NC_CRT_IG_BLUE
17	TP_CRT_IG_GREEN	TRUE	NC_CRT_IG_GREEN
17	TP_CRT_IG_RED	TRUE	NC_CRT_IG_RED
17	TP_CRT_IG_DDC_CLK	TRUE	NC_CRT_IG_DDC_CLK
17	TP_CRT_IG_DDC_DATA	TRUE	NC_CRT_IG_DDC_DATA
17	TP_CRT_IG_HSYNC	TRUE	NC_CRT_IG_HSYNC
17	TP_CRT_IG_VSYNC	TRUE	NC_CRT_IG_VSYNC
	TP_LVDS_IG_CTRL_CLK	TRUE	NC_LVDS_IG_CTRL_CLK
	TP_LVDS_IG_CTRL_DATA	TRUE	NC_LVDS_IG_CTRL_DATA
	TP_PCH_LVDS_VBG	TRUE	NC_PCH_LVDS_VBG
16	TP_HDA_SDIN1	TRUE	NC_HDA_SDIN1
16	TP_HDA_SDIN2	TRUE	NC_HDA_SDIN2
16	TP_HDA_SDIN3	TRUE	NC_HDA_SDIN3
18	TP_PCI_PME_L	TRUE	NC_PCI_PME_L
18	TP_PCI_CLK33M_OUT3	TRUE	NC_PCI_CLK33M_OUT3
16	TP_CLINK_CLK	TRUE	NC_CLINK_CLK
16	TP_CLINK_DATA	TRUE	NC_CLINK_DATA
16	TP_CLINK_RESET_L	TRUE	NC_CLINK_RESET_L
16	TP_PCIE_CLK100M_PEBN	TRUE	NC_PCIE_CLK100M_PEBN
16	TP_PCIE_CLK100M_PEBP	TRUE	NC_PCIE_CLK100M_PEBP

17	TP_SDVO_TVCLKINN	TRUE	NC_SDVO_TVCLKINN
17	TP_SDVO_TVCLKINP	TRUE	NC_SDVO_TVCLKINP
17	TP_SDVO_STALLN	TRUE	NC_SDVO_STALLN
17	TP_SDVO_STALLP	TRUE	NC_SDVO_STALLP
17	TP_SDVO_INTN	TRUE	NC_SDVO_INTN
17	TP_SDVO_INTP	TRUE	NC_SDVO_INTP
23	TP_XDP_PCH_OBSFN_A<0..1>	TRUE	NC_TP_XDP_PCH_OBSFN_A<0..1>
23	TP_XDP_PCH_OBSFN_B<0..1>	TRUE	NC_TP_XDP_PCH_OBSFN_B<0..1>
23	TP_XDPPCH_HOOK2	TRUE	NC_TP_XDPPCH_HOOK2
23	TP_XDPPCH_HOOK3	TRUE	NC_TP_XDPPCH_HOOK3
23	TP_XDP_PCH_OBSFN_D<0..1>	TRUE	NC_TP_XDP_PCH_OBSFN_D<0..1>
23	TP_XDP_PCH_HOOK4	TRUE	NC_TP_XDP_PCH_HOOK4
23	TP_XDP_PCH_HOOK5	TRUE	NC_TP_XDP_PCH_HOOK5
16	TP_PCH_GPIO64_CLKOUTFLEX0	TRUE	NC_PCH_GPIO64_CLKOUTFLEX0
16	TP_PCH_GPIO65_CLKOUTFLEX1	TRUE	NC_PCH_GPIO65_CLKOUTFLEX1
16	TP_PCH_GPIO66_CLKOUTFLEX2	TRUE	NC_PCH_GPIO66_CLKOUTFLEX2
16	TP_PCH_GPIO67_CLKOUTFLEX3	TRUE	NC_PCH_GPIO67_CLKOUTFLEX3

J6500	XDP_PCH_AP_PWR_EN	TRUE	
J6501	XDP_PCH_USB_HUB_SOFT_RST_L	TRUE	23
J6502	XDP_PCH_SDCONN_STATE_RST_L	TRUE	23
J6503	XDP_PCH_ENET_PWR_EN	TRUE	23
J6504	XDP_PCH_SDCONN_DET_L	TRUE	23
J6505	XDP_PCH_S5_PWRGD	TRUE	23
J6506	XDP_PCH_PWRBTN_L	TRUE	23
J6507	XDP_PCH_ISOLATE_CPU_MEM_L	TRUE	23
J6508	XDP_FW_CLKREQ_L	TRUE	
J6509	XDP_AP_CLKREQ_L	TRUE	23
J6510	XDP_PCH_AUD_IPHS_SWITCH_EN	TRUE	23

	NC_EDP_TXP<0..3>	TRUE	TP_EDP_TX_P<0..3> 9
	MAKE_BASE=TRUE		
	NC_EDP_TXN<0..3>	TRUE	TP_EDP_TX_N<0..3> 9
	MAKE_BASE=TRUE		
	NC_EDP_AUXP	TRUE	TP_EDP_AUX_P
	MAKE_BASE=TRUE		
	NC_EDP_AUXN	TRUE	TP_EDP_AUX_N
	MAKE_BASE=TRUE		
	NC_CPU_THERMDA	TRUE	TP_CPU_THERMDA
	MAKE_BASE=TRUE		
	NC_CPU_THERMDC	TRUE	TP_CPU_THERMDC
	MAKE_BASE=TRUE		
	NC_CPU_RSVD<30..45>	TRUE	TP_CPU_RSVD<30..45>
	MAKE_BASE=TRUE		
	NC_CPU_RSVD<8..27>	TRUE	TP_CPU_RSVD<8..27>
	MAKE_BASE=TRUE		
	NC_PEG_R2D_CP<15..4>	TRUE	=PEG_R2D_C_P<15..4> 9
	MAKE_BASE=TRUE		
	NC_PEG_R2D_CN<15..4>	TRUE	=PEG_R2D_C_N<15..4> 9
	MAKE_BASE=TRUE		
	NC_PEG_D2RP<15..4>	TRUE	=PEG_D2R_P<15..4> 9
	MAKE_BASE=TRUE		
	NC_PEG_D2RN<15..4>	TRUE	=PEG_D2R_N<15..4> 9
	MAKE_BASE=TRUE		

	TP_PCIE_CLK100M_PE4N	TRUE	NC_PCIE_CLK100M_PE4N
	TP_PCIE_CLK100M_PE4P	TRUE	NC_PCIE_CLK100M_PE4P
16	TP_PCIE_CLK100M_PE5N	TRUE	NC_PCIE_CLK100M_PE5N
16	TP_PCIE_CLK100M_PE5P	TRUE	NC_PCIE_CLK100M_PE5P
16	TP_PCIE_CLK100M_PE6N	TRUE	NC_PCIE_CLK100M_PE6N
16	TP_PCIE_CLK100M_PE6P	TRUE	NC_PCIE_CLK100M_PE6P
16	TP_PCIE_CLK100M_PE7N	TRUE	NC_PCIE_CLK100M_PE7N
16	TP_PCIE_CLK100M_PE7P	TRUE	NC_PCIE_CLK100M_PE7P
	TP_PSOC_P1_3	TRUE	NC_PSOC_P1_3
16	TP_SATA_B_D2RN	TRUE	NC_SATA_B_D2RN
16	TP_SATA_B_D2RP	TRUE	NC_SATA_B_D2RP
16	TP_SATA_B_R2D_CN	TRUE	NC_SATA_B_R2D_CN
16	TP_SATA_B_R2D_CP	TRUE	NC_SATA_B_R2D_CP
16	TP_SATA_D_D2RN	TRUE	NC_SATA_D_D2RN
16	TP_SATA_D_D2RP	TRUE	NC_SATA_D_D2RP
16	TP_SATA_D_R2D_CN	TRUE	NC_SATA_D_R2D_CN
16	TP_SATA_D_R2D_CP	TRUE	NC_SATA_D_R2D_CP
16	TP_SATA_E_D2RN	TRUE	NC_SATA_E_D2RN
16	TP_SATA_E_D2RP	TRUE	NC_SATA_E_D2RP
16	TP_SATA_E_R2D_CN	TRUE	NC_SATA_E_R2D_CN
16	TP_SATA_E_R2D_CP	TRUE	NC_SATA_E_R2D_CP
16	TP_SATA_F_D2RN	TRUE	NC_SATA_F_D2RN
16	TP_SATA_F_D2RP	TRUE	NC_SATA_F_D2RP
16	TP_SATA_F_R2D_CN	TRUE	NC_SATA_F_R2D_CN
16	TP_SATA_F_R2D_CP	TRUE	NC_SATA_F_R2D_CP

	TP_PCH_TP18	TRUE	NC_PCH_TP18
	TP_PCH_TP17	TRUE	NC_PCH_TP17
	TP_PCH_TP16	TRUE	NC_PCH_TP16
	TP_PCH_TP15	TRUE	NC_PCH_TP15
	TP_PCH_TP14	TRUE	NC_PCH_TP14
	TP_PCH_TP13	TRUE	NC_PCH_TP13
	TP_PCH_TP12	TRUE	NC_PCH_TP12
	TP_PCH_TP10	TRUE	NC_PCH_TP10
	TP_PCH_TP9	TRUE	NC_PCH_TP9
	TP_PCH_TP8	TRUE	NC_PCH_TP8
	TP_PCH_TP7	TRUE	NC_PCH_TP7
	TP_PCH_TP6	TRUE	NC_PCH_TP6
	TP_PCH_TP5	TRUE	NC_PCH_TP5
	TP_PCH_TP4	TRUE	NC_PCH_TP4
	TP_PCH_TP3	TRUE	NC_PCH_TP3
	TP_PCH_TP2	TRUE	NC_PCH_TP2
	TP_PCH_TP1	TRUE	NC_PCH_TP1

J6580	PCH_VSS_NCTF<1>	TRUE	70
J6581	PCH_VSS_NCTF<2>	TRUE	70
J6582	PCH_VSS_NCTF<5>	TRUE	70
J6583	PCH_VSS_NCTF<9>	TRUE	70
J6584	PCH_VSS_NCTF<11>	TRUE	70
J6585	PCH_VSS_NCTF<12>	TRUE	70
J6586	PCH_VSS_NCTF<15>	TRUE	70
J6587	PCH_VSS_NCTF<17>	TRUE	70
J6588	PCH_VSS_NCTF<19>	TRUE	6 70
J6589	PCH_VSS_NCTF<19>	TRUE	6 70
J6590	PCH_VSS_NCTF<21>	TRUE	70
J6591	PCH_VSS_NCTF<25>	TRUE	70
J6592	PCH_VSS_NCTF<27>	TRUE	70
J6593	PCH_VSS_NCTF<29>	TRUE	70

8	TP_LVDS_IG_B_CLKN	TRUE	NC_LVDS_IG_B_CLKN
8	TP_LVDS_IG_B_CLKP	TRUE	NC_LVDS_IG_B_CLKP
	TP_LVDS_IG_BKL_PWM	TRUE	NC_LVDS_IG_BKL_PWM
	SMC_BS_ALRT_L	TRUE	NC_SMC_BS_ALRT_L

SYNC_MASTER=(K99_MLB) SYNC_DATE=(02/16/2010)

PAGE TITLE

Functional Test / No Test

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 7 OF 109

SHEET 6 OF 75

"G3Hot" (Always-Present) Rails

53 =PPBUS_G3H — PPBUS_G3H
MIN_LINE_WIDTH=0.6 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=12.6V
MAKE_BASE=TRUE
- =PPBUS_G0_LCDBKLT 66
- =PPBUS_G0_VSENSE 45
- =PPVIN_SW_T29BST 8 36
- =PPVIN_S5_HS_COMPUTING_ISNS_R 46
- =PPVIN_S5_P5VP3V3 55

36 6 PPVIN_SW_T29BST (VOLTAGE=12.6V)

46 =PPVIN_S5_HS_COMPUTING_ISNS — PPBUS_S5_HS_COMPUTING_ISNS 6
MIN_LINE_WIDTH=0.6 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=12.6V
MAKE_BASE=TRUE
- =PPVIN_S0_CPUIMVP 57 58
- =PPVIN_S3_DDRREG 56
- =PPVIN_S0_CPUVCCIOS0 59
- =PPVIN_S0_VCCSAS0 54
- =PPVIN_S0_CPUAXG 58

52 6 =PP18V5_DCIN_CONN — PPDCIN_G3H 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=18.5V
MAKE_BASE=TRUE
- =PPDCIN_S5_CHGR 53
- =PPDCIN_S5_VSENSE 45

52 =PP3V42_G3H_REG — PP3V42_G3H 6
MIN_LINE_WIDTH=0.3 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=3.42V
MAKE_BASE=TRUE
- =PP3V3_S5_LPCPLUS 6 43
- =PP3V3_S5_SMC 41 42
- =PP3V42_G3H_CHGR 53
- =PP3V42_G3H_PWRCTL 62
- =PP3V42_G3H_SMBUS_SMC_BSA 44
- =PP3V42_G3H_SMCUSBMUX 39
- =PP3V42_G3H_TPAD 6 49
- =PPVIN_S5_SMCVREF 42
- =PPVBAT_G3_SYSCLK 25
- =PP3V42_G3H_ONEWIRE 6 40

25 =PPVRTC_G3_OUT — PPVRTC_G3H 6
MIN_LINE_WIDTH=0.2 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=3V
MAKE_BASE=TRUE
- =PPVRTC_G3_PCH 16 17 20

5V Rails

55 =PP5V_S5_LDO — PP5V_S5 6
MIN_LINE_WIDTH=0.5 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=5V
MAKE_BASE=TRUE
- =PP5V_S5_P1V5DDRFET 61
- =PP5V_S5_P5VSUSFET 61
- =PP5V_S5_TPAD 49

61 =PP5V_SUS_FET — PP5V_SUS 6
MIN_LINE_WIDTH=0.50MM
MIN_NECK_WIDTH=0.20MM
VOLTAGE=3.3V
MAKE_BASE=TRUE
- =PP5V_SUS_PCH 22

55 =PP5V_S3_REG — PP5V_S3
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=5V
MAKE_BASE=TRUE
- =PP5V_S3_AUDIO_AMP 51
- =PP5V_S3_DDRREG 56
- =PP5V_S3_MEMRESET 26
- =PP5V_S3_P5VS0FET 61
- =PP5V_S3_RTUSB 39
- =PP5V_S3_LIO_CONN 6 52

61 =PP5V_S0_FET — PP5V_S0 6
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=5V
MAKE_BASE=TRUE
- =PP5V_S0_BKL 66
- =PP5V_S0_CPUIMVP 57
- =PP5V_S0_CPUVCCIOS0 59
- =PP5V_S0_FAN 6 48
- =PP5V_S0_LPCPLUS 6 43
- =PP5V_S0_VCCSA 54
- =PP5V_S0_PCH 22
- =PP5V_S0_VMON 62
- =PP5V_S0_KBDLED 49

3.3V Rails

55 =PP3V3_S5_REG — PP3V3_S5 6 74
MIN_LINE_WIDTH=0.6 MM VOLTAGE=3.3V
MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE
- =PP3V3_S5_XDP 23
- =PP3V3_S0_P3V3S0FET 61
- =PP3V3_S3_P3V3S3FET 61
- =PP3V3_S5_CPU_VCCDDR 26
- =PP3V3_S5_LCD 63
- =PP3V3_S5_PCH 17 19
- =PP3V3_S5_PCHPWRGD 25
- =PP3V3_S5_SMCBATLOW 42
- =PP3V3_S5_ROM 50
- =PP3V3_S5_USB_RESET 24
- =PP3V3_S5_PCH_VCCDSW 20 22
- =PP3V3_S5_SYSCLK 25
- =PP3V3_S5_VMON 62
- =PP3V3_S5_PWRCTL 62
- =PP3V3_S5_PCH_VCC_SPI 20 22
- =PP3V3_S5_P3V3SUSFET 61
- =PP3V3_S5_TPAD 49
- =PP3V3_S4_DPAPWRSW 65
- =PP3V3_S4_SMC 42

61 =PP3V3_SUS_FET — PP3V3_SUS 6
MIN_LINE_WIDTH=0.50MM VOLTAGE=3.3V
MIN_NECK_WIDTH=0.20MM MAKE_BASE=TRUE
- =PP3V3_SUS_PCH_VCCSUS_USB 20 22
- =PP3V3_SUS_PCH_VCCSUS_GPIO 20 22
- =PP3V3_SUS_PCH_VCCSUS 20
- =PP3V3_SUS_GPIO 16 17 18 19
- =PP3V3_SUS_PCH 22
- =PP3V3_SUS_PWRCTL 62
- =PP3V3_SUS_P1V05SUSLDO 60
- =PP3V3_SUS_SMC 42

61 =PP3V3_S3_FET — PP3V3_S3 6
MIN_LINE_WIDTH=0.50MM VOLTAGE=3.3V
MIN_NECK_WIDTH=0.20MM MAKE_BASE=TRUE
- =PP3V3_S3_BT 6 37
- =PP3V3_S3_CARDREADER 33
- =PP3V3_S3_MEMRESET 26
- =PP3V3_S3_SMBUS_SMC_A_S3 44
- =PP3V3_S3_SMBUS_SMC_MGMT 44
- =PP3V3_S3_USB_HUB 8 24
- =PP3V3_S3_USB_RESET 24
- =PP3V3_S3_VREFMRGN 31
- =PP3V3_S3_WLAN 37
- =PP3V3_S3_WLANISNS 46
- =PP3V3_S3_BMON_ISNS 46
- =PP3V3_S3_PCH_GPIO 18 19
- =PP3V3_S3_1V5S3ISNS 46
- =PP3V3_S3_DBGLEDS 52

61 =PP3V3_S0_FET — PP3V3_S0 6 74
MIN_LINE_WIDTH=0.5 MM VOLTAGE=3.3V
MIN_NECK_WIDTH=0.20MM MAKE_BASE=TRUE
- =PP3V3_S0_CPUVCCIOISNS 45
- =PP3V3_S0_AUDIO 6 40
- =PP3V3_S0_BKL_VDDIO 66
- =PP3V3_S0_HS_COMPUTING_ISNS 46
- =PP3V3_S0_CPUTHMSNS 47
- =PP3V3_S0_CPU_VCCIO_SEL 12
- =PP3V3_S0_DP_DDC 8
- =PP3V3_S0_FAN 48
- =PP3V3_S0_P3V3T29FET 36
- =PP3V3_S0_P1V8S0 60
- =PP3V3_S0_PCH 16 19 22
- =PP3V3_S0_PCH_GPIO 18
- =PP3V3_S0_PCH_VCC3_3_CLK 22
- =PP3V3_S0_PCH_VCC3_3_GPIO 20 22
- =PP3V3_S0_PCH_VCC3_3_HVCMOS 20 22
- =PP3V3_S0_PCH_VCC3_3_PCI 20 22
- =PP3V3_S0_PCH_VCC3_3_SATA 20 22
- =PP3V3_S0_PCH_VCCADAC 22
- =PP3V3_S0_PCH_STRAPS 16 17 19
- =PP3V3_S0_PWRCTL 62
- =PP3V3_S0_RSTBUF 25
- =PP3V3_S0_SB_PM 25
- =PP3V3_S0_SMBUS_PCH 44
- =PP3V3_S0_SMBUS_SMC_0_S0 44
- =PP3V3_S0_SMBUS_SMC_B_S0 44
- =PP3V3_S0_SMC 42
- =PP3V3_S0_HDD 38
- =PP3V3_S0_HDDISNS 46
- =PP3V3_S0_VMON 62
- =PP3V3_S0_P1V5S0 60
- =PP3V3_S0_T29PWRCTL 36
- =PP3V3_S0_DPSDRVA 64
- =PP3V3_S0_P1V05S0LDO 60
- =PP3V3_S0_IMVPISNS 45
- =PP3V3_S0_XDP 23
- =PP3V3_S0_T29I2C 44
- =PP3V3_S0_BKLTISNS 46
- =PP3V3_S0_SYSCLKGEN 25

1.8V/1.5V/1.2V/1.05V Rails

60 =PP1V8_S0_REG — PP1V8_S0 6
2A max supply
MIN_LINE_WIDTH=0.5 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.8V
MAKE_BASE=TRUE
- =PP1V8_S0_CPU_VCCPLL 14
- =PP1V8_S0_PCH_VCC_DFTERM 18 20 22
- =PP1V8_S0_P1V05S0LDO 60
- =PP1V8R1V5_S0_PCH_VCCVRM 20
- =PPVDDIO_S0_SBCLK 25
- =PP1V8_S0_P1V5S0 60

56 =PPDDR_S3_REG — PP1V5_S3 6 68
MIN_LINE_WIDTH=0.8 MM
MIN_NECK_WIDTH=0.1 MM
VOLTAGE=1.5V
MAKE_BASE=TRUE
- =PP1V5_S3_MEMRESET 26
- =PP1V5_S3_MEM_A 27 28 32
- =PP1V5_S3_MEM_B 29 30 32
- =PP1V5_S3_P1V5S3RS0_FET 61
- =PPVIN_S0_DDRREG_LDO 56

61 =PP1V5_S3RS0_FET — PP1V5_S3RS0 6 68
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.5V
MAKE_BASE=TRUE
- =PP1V5_S3_CPU_VCCDDR 10 12 15 26
- =PP1V5_S3RS0_VMON 62

60 =PP1V5_S0_REG — PP1V5_S0 6
MIN_LINE_WIDTH=2 mm
MIN_NECK_WIDTH=0.17 mm
VOLTAGE=1.5V
MAKE_BASE=TRUE
- =PP3V3R1V5_S0_AUDIO 6 40
- =PP3V3R1V5_S0_PCH_VCCSUSHDA 16 20 22

56 31 =PPVTT_S3_DDR_BUF — PPVTTDDR_S3 6
MIN_LINE_WIDTH=0.3 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=0.75V
MAKE_BASE=TRUE

56 =PPVTT_S0_DDR_LDO — PP0V75_S0_DDRVTT 6
MIN_LINE_WIDTH=2 mm
MIN_NECK_WIDTH=0.17 mm
VOLTAGE=0.75V
MAKE_BASE=TRUE
- =PP0V75_S0_MEM_VTT_A 32
- =PP0V75_S0_MEM_VTT_B 32
- =PPVTT_S0_VTTCLAMP 26

54 =PPVCCSA_S0_REG — PPVCCSA_S0_CPU 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=0.9V
MAKE_BASE=TRUE
- =PPVCCSA_S0_CPU 12 15

60 =PP1V05_SUS_LDO — PP1V05_SUS 6
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
MAKE_BASE=TRUE
- =PP1V05_SUS_PCH_JTAG 23

59 =PPCPUVCCIO_S0_REG — PP1V05_S0 6
? mA
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
MAKE_BASE=TRUE
- =PP1V05_S0_PCH_VCCIO_PLLPCIE 20
- =PP1V05_S0_CPU_VCCIO 9 10 12 14
- =PP1V05_S0_PCH 16 22
- =PP1V05_S0_PCH_VCCIO 20 22
- =PP1V05_S0_PCH_VCCIO_PCIE 17
- =PP1V05_S0_PCH_VCCIO_SATA 16 20 22
- =PP1V05_S0_PCH_VCCASW 20 22
- =PP1V05_S0_PCH_VCCIO_USB 20 22
- =PP1V05_S0_PCH_VCC_CORE 20 22
- =PP1V05_S0_VMON 62
- =PP1V05_S0_PCH_VCCIO_CLK 20 22
- =PPVCCIO_S0_CPUIMVP 57
- =PP1V05_S0_PCH_VCCDIFFCLK 16 20 22
- =PP1V05_S0_PCH_VCCSSC 20 22
- =PP1V05_S0_PCH_V_PROC_IO 20 22
- =PP1V05_S0_PCH_VCCIO_PLLUSB 20
- =PP1V05_S0_PCH_VCC_DMI 20 22
- =PP1V05_S0_PCH_VCCIO_PLLFDI 20
- =PP1V05_S0_PCH_VCCDMI_FDI 20
- =PPVCCIO_S0_XDP 23
- =PPVCCIO_S0_SMC 41
- =PP1V05_S0_P1V05T29FET 36

T29 Rails (off when no cable)

36 8 =PP15V_T29_REG — PP15V_T29 6
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=17.0V
MAKE_BASE=TRUE
- =PPHV_SW_DPAPWRSW 65

36 =PP3V3_T29_FET — PP3V3_T29 6
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=3.3V
MAKE_BASE=TRUE
- =PPVDDIO_T29_CLK 25
- =PP3V3_T29_RTR 34 35 36
- =PP3V3_T29_PCH_GPIO 16 19

36 =PP1V05_T29_FET — PP1V05_T29 6 36
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
MAKE_BASE=TRUE
- =PP1V05_T29_RTR 35

1V05 S0 LDO

60 =PP1V05_S0_LDO — PP1V05_S0_PCH_VCCADPLL 6
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
MAKE_BASE=TRUE
- =PP1V05_S0_PCH_VCCADPLL 20

Chipset "VCore" Rails

58 =PPVCORE_S0_CPU_REG — PPVCORE_S0_CPU 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.25 MM
VOLTAGE=1.25V
MAKE_BASE=TRUE
- =PPVCORE_S0_CPU 9 12 14
- =PPCPUVCORE_S0_VSENSE 45

58 =PPVCORE_S0_AXG_REG — PPVCORE_S0_AXG 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
MAKE_BASE=TRUE
- =PPVCORE_S0_CPU_VCCAXG 9 12 15
- =PPGFXVCORE_S0_VSENSE 45

15 12 =PP1V5_S3_CPU_VCCDQ — PP1V5_S3_CPU_VCCDQ 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.5V
MAKE_BASE=TRUE

14 12 =PP1V05_S0_CPU_VCCPQE — PP1V05_S0_CPU_VCCPQE 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.05V
MAKE_BASE=TRUE

14 12 =PP1V8_S0_CPU_VCCPLL_R — PP1V8_S0_CPU_VCCPLL_R 6
MIN_LINE_WIDTH=0.6 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=1.8V
MAKE_BASE=TRUE

SYNC_MASTER=K91_MLB SYNC_DATE=05/15/2010
PAGE TITLE: Power Aliases

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 8 OF 109
SHEET 7 OF 75

Plated Board Slot

SL0900
TH-NSP
SL-2.3X3.9-2.9X4.5

CPU Heat Sink Mounting Bosses

Z0913 STDOFF-4.5OD1.8H-SM
Z0910 STDOFF-4.5OD1.8H-SM
Z0911 STDOFF-4.5OD1.8H-SM
Z0912 STDOFF-4.5OD1.8H-SM
4x 860-1327

Fan Boss

Z0905
STDOFF-4.5OD1.8H-SM
860-1327

X21 Boss

Z0914
STDOFF-4.5OD1.9H-SM
860-1327

SSD Boss

Z0915
STDOFF-4.5OD1.9H-SM
860-1327

EMI I/O Pogo Pins

DisplayPort Pogo

CRITICAL
ZS0905
POGO-2.0OD-3.6H-K86-K87
SM
870-1938

USB/SD Card Pogo

CRITICAL
ZS0906
POGO-2.0OD-3.6H-K86-K87
SM
870-1938

DisplayPort PCB Stiffener

(Provides PCB support for small finger above J9400)

NO STUFF
MT0900
STIFFENER-K16-K99
SM-SP
806-1176

Digital Ground

GND
VOLTAGE=0V
MIN_NECK_WIDTH=0.075MM
MIN_LINE_WIDTH=0.6MM

T29 Can Slots

SL0901 TH-NSP SL-1.1X0.4-1.4X0.7
SL0902 TH-NSP SL-1.1X0.4-1.4X0.7
SL0903 TH-NSP SL-1.1X0.45-1.4X0.75
SL0904 TH-NSP SL-1.1X0.45-1.4X0.75
SL0905 TH-NSP SL-1.1X0.45-1.4X0.75
SL0906 TH-NSP SL-1.1X0.45-1.4X0.75

CPU signals

MEMVTT_EN (26) MAKE_BASE=TRUE — =DDRVTT_EN (26 56)

DP_EXTA_ML_C_P<3..0> (70 64)	DP_IG_ML_P<3..0> (69)	TP_DP_IG_B_MLP<3..0> (17)
DP_EXTA_ML_C_N<3..0> (70 64)	DP_IG_ML_N<3..0> (69)	TP_DP_IG_B_MLN<3..0> (17)
DP_EXTA_AUXCH_C_P (70 64)	DP_IG_AUX_CH_P (69)	DP_IG_B_AUX_P (17)
DP_EXTA_AUXCH_C_N (70 64)	DP_IG_AUX_CH_N (69)	DP_IG_B_AUX_N (17)

PCIE_EXCARD_D2R_N (16)	TRUE	NC_PCIE_EXCARD_D2RN
PCIE_EXCARD_D2R_P (16)	TRUE	NC_PCIE_EXCARD_D2RP
PCIE_EXCARD_R2D_C_N (16)	TRUE	NC_PCIE_EXCARD_R2D_CN
PCIE_EXCARD_R2D_C_P (16)	TRUE	NC_PCIE_EXCARD_R2D_CP
PCIE_CLK100M_EXCARD_N (70 16)	TRUE	NC_PCIE_CLK100M_EXCARDN
PCIE_CLK100M_EXCARD_P (70 16)	TRUE	NC_PCIE_CLK100M_EXCARDP
PEG_CLK100M_P (70 16)	MAKE_BASE=TRUE	NC_PEG_CLK100MP
PEG_CLK100M_N (70 16)	MAKE_BASE=TRUE	NC_PEG_CLK100MN

MEM_A_CLK_P<1> (68 11)	MAKE_BASE=TRUE	TP_MEM_A_CLKP<1>
MEM_A_CLK_N<1> (68 11)	MAKE_BASE=TRUE	TP_MEM_A_CLKN<1>
MEM_A_CKE<1> (68 11)	MAKE_BASE=TRUE	NC_MEM_A_CKE<1>
MEM_A_CS_L<1> (68 11)	MAKE_BASE=TRUE	NC_MEM_A_CS_L<1>
MEM_A_ODT<1> (68 11)	MAKE_BASE=TRUE	NC_MEM_A_ODT<1>
MEM_B_CLK_P<1> (68 11)	MAKE_BASE=TRUE	TP_MEM_B_CLKP<1>
MEM_B_CLK_N<1> (68 11)	MAKE_BASE=TRUE	TP_MEM_B_CLKN<1>
MEM_B_CKE<1> (68 11)	MAKE_BASE=TRUE	NC_MEM_B_CKE<1>
MEM_B_CS_L<1> (68 11)	MAKE_BASE=TRUE	NC_MEM_B_CS_L<1>
MEM_B_ODT<1> (68 11)	MAKE_BASE=TRUE	NC_MEM_B_ODT<1>
MEM_A_A<15> (68 11)	MAKE_BASE=TRUE	TP_MEM_A_A<15>
MEM_B_A<15> (68 11)	MAKE_BASE=TRUE	TP_MEM_B_A<15>

TP_PCH_CLKOUT_DPN	DPLL_REF_CLK_N (MAKE_BASE=TRUE)	DPLL_REF_CLKN (10 67)
TP_PCH_CLKOUT_DPP (16)	DPLL_REF_CLK_P (MAKE_BASE=TRUE)	DPLL_REF_CLKP (10 67)

T29BST:N

=PPVIN_SW_T29BST (36 7) — R0960 0 5% 1/8W MF-LF 805 — =PP15V_T29_REG (7 36)

T29_A_BIAS (65 64) — C0960 0.01UF 10% 10V X5R 201

T29_A_BIAS caps

T29_A_BIAS_R (65 8)	R0931 51 5% 1/20W MF 201	T29_A_BIAS_R2DP0 (64)	C0901 0.01UF 10% 10V X5R 201 SIGNAL_MODEL=EMPTY
T29_A_BIAS_R	R0932 51 5% 1/20W MF 201	T29_A_BIAS_R2DN0	C0902 0.01UF 10% 10V X5R 201 SIGNAL_MODEL=EMPTY
T29_A_BIAS_R	R0933 51 5% 1/20W MF 201	T29_A_BIAS_R2DP1	C0903 0.01UF 10% 10V X5R 201 SIGNAL_MODEL=EMPTY
T29_A_BIAS_R	R0934 51 5% 1/20W MF 201	T29_A_BIAS_R2DN1	C0904 0.01UF 10% 10V X5R 201 SIGNAL_MODEL=EMPTY

=PEG_R2D_C_P<3..0> (9)	PEG_R2D_C_P<3..0> (67)	PCIE_T29_R2D_C_P<3..0> (34 70)
=PEG_R2D_C_N<3..0> (9)	PEG_R2D_C_N<3..0> (67)	PCIE_T29_R2D_C_N<3..0> (34 70)
=PEG_D2R_P<3..0> (9)	PEG_D2R_P<3..0> (67)	PCIE_T29_D2R_P<3..0> (34 70)
=PEG_D2R_N<3..0> (9)	PEG_D2R_N<3..0> (67)	PCIE_T29_D2R_N<3..0> (34 70)

(all MAKE_BASE=TRUE)

T29 DP Ports

TP_DP_IG_C_HPD (17)	MAKE_BASE=TRUE	DP_T29SNK0_HPD (34)
TP_DP_IG_C_MLP<3..0> (17)	MAKE_BASE=TRUE	DP_T29SNK0_ML_C_P<3..0> (34 72)
TP_DP_IG_C_MLN<3..0> (17)	MAKE_BASE=TRUE	DP_T29SNK0_ML_C_N<3..0> (34 72)
TP_DP_IG_C_AUXP (17)	MAKE_BASE=TRUE	DP_T29SNK0_AUXCH_C_P (34 72)
TP_DP_IG_C_AUXN (17)	MAKE_BASE=TRUE	DP_T29SNK0_AUXCH_C_N (34 72)
TP_DP_IG_D_HPD (17)	MAKE_BASE=TRUE	DP_IG_D_HPD

=PP3V3_S0_DP_DDC (8 7)

R0920 2.2K 5% 1/20W MF 201
R0921 2.2K 5% 1/20W MF 201
R0922 2.2K 5% 1/20W MF 201
R0923 2.2K 5% 1/20W MF 201

TP_DP_IG_C_CTRL_CLK (17)	MAKE_BASE=TRUE	DP_IG_C_CTRL_CLK
TP_DP_IG_C_CTRL_DATA (17)	MAKE_BASE=TRUE	DP_IG_C_CTRL_DATA
TP_DP_IG_D_CTRL_CLK (17)	MAKE_BASE=TRUE	DP_IG_D_CTRL_CLK
TP_DP_IG_D_CTRL_DATA (17)	MAKE_BASE=TRUE	DP_IG_D_CTRL_DATA

R0909 100K 5% 1/20W MF 201

=PP3V3_S0_DP_DDC (8 7)

R0924 2.2K 5% 1/20W MF 201
R0925 2.2K 5% 1/20W MF 201

DP_EXTA_DDC_CLK (64)	MAKE_BASE=TRUE	DP_IG_B_DDC_CLK (17)
DP_EXTA_DDC_DATA (64)	MAKE_BASE=TRUE	DP_IG_B_DDC_DATA (17)
DP_EXTA_HPD (64)	MAKE_BASE=TRUE	DP_IG_B_HPD (17)

R0908 100K 5% 1/20W MF 201

CRITICAL
R0910 0.01 0.5% 1W MF 0612-1

PPBUS_SW_LCDBKLT_PWR (66) MAKE_BASE=TRUE — 3 — 4 — PPBUS_SW_BKL (MIN_LINE_WIDTH=0.5 MM, MIN_NECK_WIDTH=0.375 MM, VOLTAGE=12.6V, MAKE_BASE=TRUE) — =PPBUS_SW_BKL (66)

ISNS_LCDBKLT_P (74 46 OUT)
ISNS_LCDBKLT_N (74 46 OUT)

NC_USB_HUB1_OCS4 (MAKE_BASE=TRUE)		=USB_HUB1_OCS4 (24)
NC_USB_HUB2_OCS4 (MAKE_BASE=TRUE)		=USB_HUB2_OCS4 (24)

T29_A_BIAS caps

SIGNAL_MODEL=EMPTY
R0926 51 5% 1/20W MF 201
T29_A_BIAS_R (65 8) — T29_A_BIAS_D2RP1 (65)
C0906 0.01UF 10% 10V X5R 201 SIGNAL_MODEL=EMPTY

SIGNAL_MODEL=EMPTY
R0927 51 5% 1/20W MF 201
T29_A_BIAS_R (65 8) — T29_A_BIAS_D2RN1 (65)
C0907 0.01UF 10% 10V X5R 201 SIGNAL_=EMPTY

DP_A_BIAS caps

DP_A_BIAS_P_2 (64)	C0962 0.01UF 10% 10V X5R 201	DP_A_BIAS_P_0 (64)	C0964 0.01UF 10% 10V X5R 201
DP_A_BIAS_N_2 (64) SIGNAL_MODEL=EMPTY	C0905 0.01UF 10% 10V X5R 201	DP_A_BIAS_N_0 (64) SIGNAL_MODEL=EMPTY	C0908 0.01UF 10% 10V X5R 201

T29 Aliases

Unused USB ports

=PP3V3_S3_USB_HUB (24 7)

R0915 10K 5% 1/20W MF 201 — R0916 10K 5% 1/20W MF 201 — NO STUFF

T29_A_RSVD_N (69 64)	R0917 0 1/20W MF 201	USB_T29A_N (24 69)
T29_A_RSVD_P (69 64)	R0918 0 1/20W MF 201	USB_T29A_P (24 69)

NO STUFF

LVDS Aliases

TP_LVDS_IG_B_CLKP (6) MAKE_BASE=TRUE		LVDS_IG_B_CLK_P (69)
TP_LVDS_IG_B_CLKN (6) MAKE_BASE=TRUE		LVDS_IG_B_CLK_N (69)
NC_LVDS_IG_B_DATAP<0..3> MAKE_BASE=TRUE NO_TEST=TRUE		LVDS_IG_B_DATA_P<0..3> (69)
NC_LVDS_IG_B_DATAN<0..3> MAKE_BASE=TRUE NO_TEST=TRUE		LVDS_IG_B_DATA_N<0..3> (69)
NC_LVDS_IG_A_DATAP<3> MAKE_BASE=TRUE NO_TEST=TRUE		LVDS_IG_A_DATA_P<3> (69)
NC_LVDS_IG_A_DATAN<3> MAKE_BASE=TRUE NO_TEST=TRUE		LVDS_IG_A_DATA_N<3> (69)
LCD_BKLT_PWM (66) MAKE_BASE=TRUE		LVDS_IG_BKL_PWM (17)
LCD_IG_PWR_EN (63) MAKE_BASE=TRUE		LVDS_IG_PANEL_PWR (17)
LCD_BKLT_EN (66) MAKE_BASE=TRUE		LVDS_IG_BKL_ON (17)

SATA Aliases

Unused SATA ODD Signals

SATA_ODD_R2D_C_P (69 16 IN)	MAKE_BASE=TRUE	NC_SATA_ODD_R2DCP NO_TEST=TRUE
SATA_ODD_R2D_C_N (69 16 IN)	MAKE_BASE=TRUE	NC_SATA_ODD_R2DCN NO_TEST=TRUE
SATA_ODD_D2R_P (69 16 OUT)	MAKE_BASE=TRUE	NC_SATA_ODD_D2RP NO_TEST=TRUE
SATA_ODD_D2R_N (69 16 OUT)	MAKE_BASE=TRUE	NC_SATA_ODD_D2RN NO_TEST=TRUE

Unused PGOOD signal

TP_P1V5S3RS0_RAMP_DONE (MAKE_BASE=TRUE)	P1V5S3RS0_RAMP_DONE	IN (61)
TP_DDRREG_PGOOD (MAKE_BASE=TRUE)	DDRREG_PGOOD	IN (56)

T29 JTAG

JTAG_ISP_TCK (23 19 IN) MAKE_BASE=TRUE	JTAG_T29_TCK_R — R0990 0 5% 1/20W MF	JTAG_T29_TCK	OUT (34)
JTAG_ISP_TDI (19 IN) MAKE_BASE=TRUE		JTAG_T29_TDI	OUT (34)
JTAG_ISP_TDO (19 OUT) MAKE_BASE=TRUE		JTAG_T29_TDO	IN (34)

SYNC_MASTER=K91_MLB — SYNC_DATE=05/15/2016

PAGE TITLE: Signal Aliases

Apple Inc.

DRAWING NUMBER: 051-8870 — SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 9 OF 109
SHEET: 8 OF 75



Intel Doc 438297 Huron River SFF DG rev1.0 section 2.2.1 recommendation.

NOTE: eDP_COMPIO and eDP_ICOMPO can not be left floating even if Internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP_HPD processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor (refer to latest Processor EDS for DC specifications).

If HPD is disabled while eDP interface is still enabled, connect it to CPU_VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



NOTE: Intel validation sense lines per doc 439028 rev1.0 HR_PPDG sections 6.2.1 and 6.3.1.



NOTE: Intel provides an internal pull-up OF 5-15k to VCCIO on all CFG signals.

NOTE: Intel is investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal balls BE7 and BG7 for Sandy Bridge 2-core to SO-DIMM connectors directly. FETs are needed in order to avoid potential leakage while system is in S3 state.





These can be Placed close to J2500 and Only for debug access



FOR SANDYBRIDGE PROCESSOR

CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xxRESETB	0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8	01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION	0 = LANES REVERSED

PAGE TITLE: CPU DMI/PEG/FDI/RSVD

Apple Inc.

DRAWING NUMBER: 051-8870
SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 10 OF 109
SHEET: 9 OF 75



PAGE TITLE
CPU CLOCK/MISC/JTAG

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 11 OF 109
SHEET 10 OF 75





SYNC_DATE=01/10/2013

PAGE TITLE

CPU DDR3 INTERFACES

Apple Inc.

DRAWING NUMBER 051-8870 | SIZE D

REVISION 3.13.0

BRANCH

PAGE 12 OF 109

SHEET 11 OF 75





SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2013

PAGE TITLE

CPU POWER

Apple Inc.

DRAWING NUMBER	051-8870
SIZE	D
REVISION	3.13.0
BRANCH	
PAGE	13 OF 109
SHEET	12 OF 75





PAGE TITLE
CPU GROUNDS

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 14 OF 109
SHEET 13 OF 75

All INTEL recommendations from Intel doc #4439028 Huron River Platform Power Design Guide

CPU VCORE DECOUPLING

Processor Load Line : -2.9 mOhms

Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE_S0_CPU

CRITICAL C1600 2.2UF 20% 4V X5R 402
CRITICAL C1601 2.2UF 20% 4V X5R 402
CRITICAL C1602 2.2UF 20% 4V X5R 402
CRITICAL C1603 2.2UF 20% 4V X5R 402
CRITICAL C1604 2.2UF 20% 4V X5R 402
CRITICAL C1605 2.2UF 20% 4V X5R 402
CRITICAL C1606 2.2UF 20% 4V X5R 402
CRITICAL C1607 2.2UF 20% 4V X5R 402
CRITICAL C1608 2.2UF 20% 4V X5R 402
CRITICAL C1609 2.2UF 20% 4V X5R 402
CRITICAL C1610 2.2UF 20% 4V X5R 402
CRITICAL C1611 2.2UF 20% 4V X5R 402
CRITICAL C1612 2.2UF 20% 4V X5R 402
CRITICAL C1613 2.2UF 20% 4V X5R 402
CRITICAL C1614 2.2UF 20% 4V X5R 402
CRITICAL C1615 2.2UF 20% 4V X5R 402

PLACEMENT_NOTE (C1655-C1666):
Place close to U1000 on top side.

CRITICAL C1655 22UF 20% 4V X5R 402
CRITICAL C1656 22UF 20% 4V X5R 402
CRITICAL C1657 22UF 20% 4V X5R 402
CRITICAL C1658 22UF 20% 4V X5R 402
CRITICAL C1659 22UF 20% 4V X5R 402
CRITICAL C1660 22UF 20% 4V X5R 402
CRITICAL C1661 22UF 20% 4V X5R 402
CRITICAL C1662 22UF 20% 4V X5R 402
CRITICAL C1663 22UF 20% 4V X5R 402
CRITICAL C1664 22UF 20% 4V X5R 402
CRITICAL C1665 22UF 20% 4V X5R 402
CRITICAL C1666 22UF 20% 4V X5R 402

PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):

C1680 270UF 20% 2V TANT CASE-B2-SM
C1681 270UF 20% 2V TANT CASE-B2-SM
C1682 270UF 20% 2V TANT CASE-B2-SM
C1683 270UF 20% 2V TANT CASE-B2-SM
C1679 270UF 20% 2V TANT CASE-B2-SM

CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C167F):

Place on bottom side of U1000

12 10 9 7 =PP1V05_S0_CPU_VCCIO

C1684 1UF 10% 10V X5R 402
C1685 1UF 10% 10V X5R 402
C1686 1UF 10% 10V X5R 402
C1687 1UF 10% 10V X5R 402
C1688 1UF 10% 10V X5R 402
C1689 1UF 10% 10V X5R 402
C1690 1UF 10% 10V X5R 402
C1691 1UF 10% 10V X5R 402
C1692 1UF 10% 10V X5R 402
C1693 1UF 10% 10V X5R 402
C1694 1UF 10% 10V X5R 402
C1695 1UF 10% 10V X5R 402
C1696 1UF 10% 10V X5R 402
C1697 1UF 10% 10V X5R 402
C1698 1UF 10% 10V X5R 402
C1699 1UF 10% 10V X5R 402
C169A 1UF 10% 10V X5R 402
C169B 1UF 10% 10V X5R 402
C169C 1UF 10% 10V X5R 402
C169D 1UF 10% 10V X5R 402
C169E 1UF 10% 10V X5R 402
C169F 1UF 10% 10V X5R 402
C161A 1UF 10% 10V X5R 402
C161B 1UF 10% 10V X5R 402
C161C 1UF 10% 10V X5R 402
C161D 1UF 10% 10V X5R 402

PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side

C161E 10UF 20% 6.3V CERM-X5R 0402-1
C161F 10UF 20% 6.3V CERM-X5R 0402-1
C162A 10UF 20% 6.3V CERM-X5R 0402-1
C162B 10UF 20% 6.3V CERM-X5R 0402-1
C162C 10UF 20% 6.3V CERM-X5R 0402-1
C162D 10UF 20% 6.3V CERM-X5R 0402-1
C162E 10UF 20% 6.3V CERM-X5R 0402-1
C167A 10UF 20% 6.3V CERM-X5R 0402-1
C167B 10UF 20% 6.3V CERM-X5R 0402-1
C167C 10UF 20% 6.3V CERM-X5R 0402-1

C167D 270UF 20% 2V TANT CASE-B2-SM
C167E 270UF 20% 2V TANT CASE-B2-SM
C167G 270UF 20% 2V TANT CASE-B2-SM
C167H 270UF 20% 2V TANT CASE-B2-SM

Intel recommendation: 1x 10mOhn resistor, 1x 1uF 0402

R1601 0.010 1% 1/4W MF 0603
=PP1V05_S0_CPU_VCCPQE 7 12
C167F 1UF 10% 10V X5R 402 Note:The smallest 10mOhm available in the library are the 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side

7 =PP1V8_S0_CPU_VCCPLL
R1600 0 5% 1/10W MF-LF 402
=PP1V8_S0_CPU_VCCPLL_R 7 12
C160X 1UF 10% 10V X5R 402
C160Y 1UF 10% 10V X5R 402
C160Z 270UF 20% 2V TANT CASE-B2-SM

PLACE_NEAR=U1000.BB3:2.54 mm:NO_VIA
PLACE_NEAR=U1000.BC1:2.54 mm:NO_VIA

CPU VCCPLL Low pass filter

SYNC_MASTER=K78_MLB SYNC_DATE=02/08/2011

PAGE TITLE: CPU DECOUPLING-I

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 16 OF 109
SHEET 14 OF 75

VAXG DECOUPLING

Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)

12 9 7 =PPVCORE_S0_CPU_VCCAXG

PLACEMENT_NOTE (C1700-C1710):

Place on bottom side of U1000

CRITICAL

C1700 1UF 10% 10V X5R 402
C1701 1UF 10% 10V X5R 402
C1702 1UF 10% 10V X5R 402
C1703 1UF 10% 10V X5R 402
C1704 1UF 10% 10V X5R 402
C1705 1UF 10% 10V X5R 402
C1706 1UF 10% 10V X5R 402
C1707 1UF 10% 10V X5R 402
C1708 1UF 10% 10V X5R 402
C1709 1UF 10% 10V X5R 402
C1710 1UF 10% 10V X5R 402

PLACEMENT_NOTE (C1711-C1716):

CRITICAL

C1711 10UF 20% 6.3V CERM-X5R 0402-1
C1712 10UF 20% 6.3V CERM-X5R 0402-1
C1713 10UF 20% 6.3V CERM-X5R 0402-1
C1714 10UF 20% 6.3V CERM-X5R 0402-1
C1715 10UF 20% 6.3V CERM-X5R 0402-1
C1716 10UF 20% 6.3V CERM-X5R 0402-1

PLACEMENT_NOTE (C1717-C1722):

CRITICAL

C1717 22UF 20% 6.3V X5R-CERM1 0603
C1718 22UF 20% 6.3V X5R-CERM1 0603
C1719 22UF 20% 6.3V X5R-CERM1 0603
C1720 22UF 20% 6.3V X5R-CERM1 0603
C1721 22UF 20% 6.3V X5R-CERM1 0603
C1722 22UF 20% 6.3V X5R-CERM1 0603

PLACEMENT_NOTE (C1723-C1724):

C1723 270UF 20% 2V TANT CASE-B2-SM
C1724 270UF 20% 2V TANT CASE-B2-SM
C1725 270UF 20% 2V TANT CASE-B2-SM

CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF

26 12 10 7 =PP1V5_S3_CPU_VCCDDR

PLACEMENT_NOTE (C1738-C1747):

Place on bottom side of U1000

C1738 1UF 10% 10V X5R 402
C1739 1UF 10% 10V X5R 402
C1740 1UF 10% 10V X5R 402
C1741 1UF 10% 10V X5R 402
C1742 1UF 10% 10V X5R 402
C1743 1UF 10% 10V X5R 402
C1744 1UF 10% 10V X5R 402
C1745 1UF 10% 10V X5R 402
C1746 1UF 10% 10V X5R 402
C1747 1UF 10% 10V X5R 402

Place close to U1000 on bottom side

C1748 10UF 20% 6.3V CERM-X5R 0402-1
C1749 10UF 20% 6.3V CERM-X5R 0402-1
C1750 10UF 20% 6.3V CERM-X5R 0402-1
C1751 10UF 20% 6.3V CERM-X5R 0402-1
C1752 10UF 20% 6.3V CERM-X5R 0402-1
C1753 10UF 20% 6.3V CERM-X5R 0402-1
C1754 10UF 20% 6.3V CERM-X5R 0402-1
C1755 10UF 20% 6.3V CERM-X5R 0402-1

C1756 270UF 20% 2V TANT CASE-B2-SM

Intel recommendation: 1x 10mOhn resistor, 1x 1uF 0402

R1702 0.010 1% 1/4W MF 0603

=PP1V5_S3_CPU_VCCDQ 7 12

C1757 1UF 10% 10V X5R 402

CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uf, 3x 10uf, 1x 330uf

12 7 =PPVCCSA_S0_CPU

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000

C1758 1UF 10% 10V X5R 402
C1759 1UF 10% 10V X5R 402
C1760 1UF 10% 10V X5R 402
C1761 1UF 10% 10V X5R 402
C1762 1UF 10% 10V X5R 402

C1763 10UF 20% 6.3V CERM-X5R 0402-1
C1764 10UF 20% 6.3V CERM-X5R 0402-1
C1765 10UF 20% 6.3V CERM-X5R 0402-1
C1766 10UF 20% 6.3V CERM-X5R 0402-1
C1767 10UF 20% 6.3V CERM-X5R 0402-1

C1768 270UF 20% 2V TANT CASE-B2-SM

SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2012

PAGE TITLE: CPU DECOUPLING-II

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 17 OF 109
SHEET 15 OF 75





PAGE TITLE	PCH DMI/FDI/GRAPHICS
	Apple Inc.
DRAWING NUMBER	051-8870
SIZE	D
REVISION	3.13.0
BRANCH	
PAGE	19 OF 109
SHEET	17 OF 75

FIXME: NEED INTEL APPROVAL OF NC ON TPS

TP_PM_TEST_RST_L

U1800
COUGAR-POINT
MOBILE-SFF
FCBGA
(5 OF 10)

OMIT_TABLE

TP
RSVD
PCI
USB

NC	BH24	TP1	RSVD_BE3	BE3	NC
NC	BK24	TP2	RSVD_BE1	BE1	NC
NC	BH20	TP3	RSVD_AU8	AU8	NC
NC	BK16	TP4	RSVD_BJ7	BJ7	NC
NC	BH16	TP5	RSVD_BA3	BA3	NC
NC	AN42	TP6	RSVD_BH3	BH3	NC
NC	AN40	TP7	RSVD_AU6	AU6	NC
NC	AR40	TP8	RSVD_AW3	AW3	NC
NC	AR42	TP9	RSVD_AW1	AW1	NC
NC	D20	TP10	RSVD_AY6	AY6	NC
NC	M30	TP11	RSVD_AY2	AY2	NC
	E3	TP12	RSVD_AY4	AY4	NC
NC	AM4	TP13	RSVD_BC3	BC3	NC
NC	AT4	TP14	RSVD_BC1	BC1	NC
NC	AT2	TP15	RSVD_BG1	BG1	NC
NC	AD10	TP16	RSVD_BG3	BG3	NC
NC	B24	TP17	RSVD_BE6	BE6	NC
NC	D24	TP18	RSVD_BH4	BH4	NC
NC	AD44	TP19	RSVD_BF7	BF7	NC
NC	AD46	TP20	RSVD_BJ4	BJ4	NC
NC	BJ48	TP21	RSVD_BJ5	BJ5	NC
NC	BL7	TP22	RSVD_BK6	BK6	NC
NC	W40	TP23	RSVD_AY8	AY8	NC
NC	K30	TP24	DF_TVS	BC7	PCH_DF_TVS
NC	BH49	TP41	RSVD_BL5	BL5	NC
NC	BB42	TP42	RSVD_BB6	BB6	NC
NC	BJ25	TP25	RSVD_BD2	BD2	NC
NC	BJ27	TP26	RSVD_BD4	BD4	NC
NC	BJ31	TP27	RSVD_BA1	BA1	NC
NC	BJ29	TP28	RSVD_BF6	BF6	NC
NC	BL25	TP29			
NC	BL27	TP30			
NC	BL31	TP31			
NC	BL29	TP32			
NC	BF26	TP33			
NC	BB28	TP34			
NC	BF28	TP35			
NC	BF30	TP36			
NC	BD26	TP37			
NC	AY28	TP38			
NC	BD28	TP39			
NC	BD30	TP40			

R2081 1 2.2K 5% 1/20W MF 201 2 =PP1V8_S0_PCH_VCC_DFTERM

R2080 1K 5% 1/20W MF 201 1 2 CPU_PROC_SEL_L

USBP0N	F24	USB_HUB1_UP_N	BI 24 68
USBP0P	H24	USB_HUB1_UP_P	BI 24 68 USB HUB 1
USBP1N	C25	NC_USB_1N	
USBP1P	A25	NC_USB_1P	Unused
USBP2N	C27	NC_USB_2N	
USBP2P	A27	NC_USB_2P	Unused
USBP3N	H28	NC_USB_3N	
USBP3P	F28	NC_USB_3P	Unused
USBP4N	M26	NC_USB_4N	
USBP4P	K26	NC_USB_4P	Unused
USBP5N	D28	NC_USB_5N	
USBP5P	B28	NC_USB_5P	Unused
USBP6N	H26	NC_USB_6N	
USBP6P	F26	NC_USB_6P	Unused
USBP7N	D32	NC_USB_7N	
USBP7P	B32	NC_USB_7P	Unused
USBP8N	M28	USB_HUB2_UP_N	BI USB HUB 2
USBP8P	K28	USB_HUB2_UP_P	BI
USBP9N	C29	USB_CAMERA_N	BI
USBP9P	A29	USB_CAMERA_P	BI Camera
USBP10N	C31	NC_USB_10N	
USBP10P	A31	NC_USB_10P	Unused
USBP11N	H33	NC_USB_11N	
USBP11P	F33	NC_USB_11P	Unused
USBP12N	H30	NC_USB_12N	
USBP12P	F30	NC_USB_12P	Unused
USBP13N	M33	NC_USB_13N	
USBP13P	K33	NC_USB_13P	Unused
USBRBIAS*	C33	PCH_USB_RBIAS	44
USBRBIAS	A33		

=PP3V3_S0_PCH_GPIO

R2010	10K	PCI_INTA_L	D49 PIRQA*
R2011	10K	PCI_INTB_L	C48 PIRQB*
R2012	10K	PCI_INTC_L	C47 PIRQC*
R2013	10K	PCI_INTD_L	C45 PIRQD*
R2016	10K	JTAG_GMUX_TMS	G46 REQ1*/GPIO50
R2017	10K	T29_A_HV_EN_L	K44 REQ2*/GPIO52
R2018	10K	PCI_REQ3_L	F46 REQ3*/GPIO54
		PCH_PCI_GNT1_L	F42 GNT1*/GPIO51
		PCH_PCI_GNT2_L	H42 GNT2*/GPIO53
		PCH_PCI_GNT3_L	D44 GNT3*/GPIO55
R2030	10K	PCI_INTE_L	A47 PIRQE*/GPIO2
R2031	10K	AUD_IP_PERIPHERAL_DET	C41 PIRQF*/GPIO3
		T29_MCU_INT_L	F45 PIRQG*/GPIO4
R2015	10K NOSTUFF	AUD_I2C_INT_L	F40 PIRQH*/GPIO5
		TP_PCI_PME_L	H2 PME*
		PLT_RESET_L	F7 PLTRST*
		LPC_CLK33M_SMC_R	G51 CLKOUT_PCI0
		LPC_CLK33M_LPCPLUS_R	E49 CLKOUT_PCI1
		TP_PCI_CLK33M_OUT2	H48 CLKOUT_PCI2
		TP_PCI_CLK33M_OUT3	J43 CLKOUT_PCI3
		PCH_CLK33M_PCIOUT	G45 CLKOUT_PCI4

OC0*/GPIO59	C17	PCH_GPIO59_OC0_L
OC1*/GPIO40	A17	USB_HUB_SOFT_RESET_L
OC2*/GPIO41	A13	SDCONN_STATE_RST_L 23
OC3*/GPIO42	D16	ENET_PWR_EN 23
OC4*/GPIO43	A11	PCH_GPIO43_OC4_L 23
OC5*/GPIO9	B16	SDCONN_STATE_CHANGE 23
OC6*/GPIO10	C23	PCH_GPIO10_OC6_L 23
OC7*/GPIO14	H15	PCH_GPIO14_OC7_L 23

=PP3V3_S3_PCH_GPIO 7 19
=PP3V3_SUS_GPIO 7 16 17 19

R2061 1 10K 5% 1/20W MF 201 2
R2062 1 NOSTUFF 10K 5% 1/20W MF 201 2
R2060 1 10K 5% 1/20W MF 201 2
R2065 1 10K 5% 1/20W MF 201 2
R2064 1 10K 5% 1/20W MF 201 2
R2067 1 10K 5% 1/20W MF 201 2
R2069 1 10K 5% 1/20W MF 201 2
R2068 1 10K 5% 1/20W MF 201 2 Pds TO 50 INSTEAD?

NOTE: PULLUP IS REQUIRED ON AP PWR_EN IF ISOLATION RESISTOR R2090 IS UNSTUFFED

R2090 0 5% 1/20W MF 201 2 1 AP_PWR_EN

PCH_PCI_GNT3_L 18
PCH_PCI_GNT2_L 18
PCH_PCI_GNT1_L 18

NOSTUFF R2052 1 10K 5% 1/20W MF 201 2
NOSTUFF R2053 1 10K 5% 1/20W MF 201 2
NOSTUFF R2054 1 10K 5% 1/20W MF 201 2

R2070 1 22.6 1% 1/20W MF 201 2 PLACE_NEAR=U1800.C33:2.54mm

SYNC_MASTER=K21_MLB
SYNC_DATE=12/13/2011

PAGE TITLE
PCH PCI/FLASHCACHE/USB

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 20 OF 109
SHEET 18 OF 75



SYNC_MASTER=K21_MLB SYNC_DATE=12/13/2010

PAGE TITLE: PCH MISC

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 21 OF 109
SHEET: 19 OF 75







PAGE TITLE: PCH POWER

Apple Inc.

DRAWING NUMBER: 051-8870 | SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 22 OF 109

SHEET: 20 OF 75





SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2013

PAGE TITLE

PCH GROUNDS

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 23 OF 109

SHEET 21 OF 75











































SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2013

PAGE TITLE

PCH DECOUPLING

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 24 OF 109

SHEET 22 OF 75

PROCESSOR MICRO2-XDP CONNECTOR

NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug





PCH MICRO2-XDP CONNECTOR

NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



1K series R on PCH Support P. 28

SYNC_MASTER=K21_MLB SYNC_DATE=12/13/2010

PAGE TITLE
CPU & PCH XDP

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 25 OF 109
SHEET 23 OF 75

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1
HUB2_ALLREM	HUB2_NONREM1_0,HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0,HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1,HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1,HUB2_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
338S0923	2	SMSC USX2513B	U2600,U2650	CRITICAL	USBHUB_2513B

SYNC_MASTER=K21_MLB	SYNC_DATE=12/13/2016
PAGE TITLE	USB HUBS
Apple Inc.	DRAWING NUMBER 051-8870 · SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 26 OF 109
	SHEET 24 OF 75

System RTC Power Source & 32kHz / 25MHz Clock Generator



Platform Reset Connections

Unbuffered



Buffered



PCH S0 PWRGD



PCH Reset Button



CLOCK (CK505)

UNUSED clock terminations for FCIM MODE





SYNC_MASTER=K78_MLB SYNC_DATE=11/29/2010

PAGE TITLE: Clock (CK505) and Chipset Support

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 27 OF 109
SHEET: 25 OF 75

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.

WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L



	Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	1	CPU_MEM_RESET_L	1	1
	1	0	1	1	1	1	1	1	1
to	2	0	0	1	1	1	1	0	1
	3	0	0	0	1	X	1	0	0
S3	4	0	0	1	1	X	1	0	1
	5	0	1	1	1	0 (*)	1	1	1
to	6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



SYNC_MASTER=K21_MLB SYNC_DATE=12/13/2011

PAGE TITLE: CPU Memory S3 Support

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 28 OF 109

SHEET: 26 OF 75



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC_MASTER=K78_MLB SYNC_DATE=12/07/2010

PAGE TITLE
DDR3 DRAM CHANNEL A (0-31)

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 29 OF 109
SHEET 27 OF 75



SYNC_MASTER=K78_MLB SYNC_DATE=12/07/2010

PAGE TITLE
DDR3 DRAM CHANNEL A (32-63)

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 30 OF 109

SHEET 28 OF 75



A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

SYNC_MASTER=K78_MLB SYNC_DATE=12/07/2010

PAGE TITLE
DDR3 DRAM CHANNEL B (0-31)

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 31 OF 109
SHEET 29 OF 75



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3303		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3309		VREFMRGN_NOT

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN - Stuffs VREF Margining Circuitry.
VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value	0.75V (DAC: 0x3A)				1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:	0.300V - 1.200V (+/- 450mV)				1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:	0.000V - 1.501V (0x00 - 0x74)				0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:	+3.4mA - -3.4mA (- = sourced)				+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:	7.69mV / step @ output				8.59mV / step @ output	1.51mV / step @ output

SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2012

PAGE TITLE
FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 33 OF 109
SHEET 31 OF 75

=PP1V5_S3_MEM_A

C3408 2.2UF 20% 6.3V CERM 402-LF
C3400 2.2UF 20% 6.3V CERM 402-LF
C3410 2.2UF 20% 6.3V CERM 402-LF
C3420 2.2UF 20% 6.3V CERM 402-LF
C3409 2.2UF 20% 6.3V CERM 402-LF
C3401 2.2UF 20% 6.3V CERM 402-LF
C3411 2.2UF 20% 6.3V CERM 402-LF
C3421 2.2UF 20% 6.3V CERM 402-LF
C3412 2.2UF 20% 6.3V CERM 402-LF

2 CAPS ALONG PACKAGE EDGE

C3404 2.2UF 20% 6.3V CERM 402-LF
C3414 2.2UF 20% 6.3V CERM 402-LF
C3424 2.2UF 20% 6.3V CERM 402-LF
C3405 2.2UF 20% 6.3V CERM 402-LF
C3415 2.2UF 20% 6.3V CERM 402-LF
C3425 2.2UF 20% 6.3V CERM 402-LF
C3416 2.2UF 20% 6.3V CERM 402-LF

COLUMN OF THREE CAPS BETWEEN PACKAGES

=PP1V5_S3_MEM_A

C3418 2.2UF 20% 6.3V CERM 402-LF
C3430 2.2UF 20% 6.3V CERM 402-LF
C3440 2.2UF 20% 6.3V CERM 402-LF
C3450 2.2UF 20% 6.3V CERM 402-LF
C3419 2.2UF 20% 6.3V CERM 402-LF
C3431 2.2UF 20% 6.3V CERM 402-LF
C3441 2.2UF 20% 6.3V CERM 402-LF
C3451 2.2UF 20% 6.3V CERM 402-LF
C3442 2.2UF 20% 6.3V CERM 402-LF

2 CAPS ALONG PACKAGE EDGE

C3434 2.2UF 20% 6.3V CERM 402-LF
C3444 2.2UF 20% 6.3V CERM 402-LF
C3454 2.2UF 20% 6.3V CERM 402-LF
C3435 2.2UF 20% 6.3V CERM 402-LF
C3445 2.2UF 20% 6.3V CERM 402-LF
C3455 2.2UF 20% 6.3V CERM 402-LF
C3446 2.2UF 20% 6.3V CERM 402-LF

COLUMN OF THREE CAPS BETWEEN PACKAGES

=PP1V5_S3_MEM_B

C3428 2.2UF 20% 6.3V CERM 402-LF
C3402 2.2UF 20% 6.3V CERM 402-LF
C3470 2.2UF 20% 6.3V CERM 402-LF
C3422 2.2UF 20% 6.3V CERM 402-LF
C3429 2.2UF 20% 6.3V CERM 402-LF
C3403 2.2UF 20% 6.3V CERM 402-LF
C3471 2.2UF 20% 6.3V CERM 402-LF
C3423 2.2UF 20% 6.3V CERM 402-LF
C3472 2.2UF 20% 6.3V CERM 402-LF

2 CAPS ALONG PACKAGE EDGE

C3406 2.2UF 20% 6.3V CERM 402-LF
C3474 2.2UF 20% 6.3V CERM 402-LF
C3426 2.2UF 20% 6.3V CERM 402-LF
C3407 2.2UF 20% 6.3V CERM 402-LF
C3475 2.2UF 20% 6.3V CERM 402-LF
C3427 2.2UF 20% 6.3V CERM 402-LF
C3476 2.2UF 20% 6.3V CERM 402-LF

COLUMN OF THREE CAPS BETWEEN PACKAGES

=PP1V5_S3_MEM_B

C3438 2.2UF 20% 6.3V CERM 402-LF
C3432 2.2UF 20% 6.3V CERM 402-LF
C3490 2.2UF 20% 6.3V CERM 402-LF
C3452 2.2UF 20% 6.3V CERM 402-LF
C3439 2.2UF 20% 6.3V CERM 402-LF
C3433 2.2UF 20% 6.3V CERM 402-LF
C3491 2.2UF 20% 6.3V CERM 402-LF
C3453 2.2UF 20% 6.3V CERM 402-LF
C3492 2.2UF 20% 6.3V CERM 402-LF

2 CAPS ALONG PACKAGE EDGE

C3436 2.2UF 20% 6.3V CERM 402-LF
C3494 2.2UF 20% 6.3V CERM 402-LF
C3456 2.2UF 20% 6.3V CERM 402-LF
C3437 2.2UF 20% 6.3V CERM 402-LF
C3495 2.2UF 20% 6.3V CERM 402-LF
C3457 2.2UF 20% 6.3V CERM 402-LF
C3496 2.2UF 20% 6.3V CERM 402-LF

COLUMN OF THREE CAPS BETWEEN PACKAGES

JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE

=PP0V75_S0_MEM_VTT_A

MEM_A_CKE<0>	RP3401	36	4	5
MEM_A_A<10>	RP3402	36	2	7
MEM_A_A<7>	RP3406	36	2	7
MEM_A_BA<0>	RP3403	36	1	8
MEM_A_WE_L	RP3402	36	1	8
MEM_A_ODT<0>	RP3401	36	2	7
MEM_A_A<3>	RP3403	36	2	7
MEM_A_A<6>	RP3407	36	3	6
MEM_A_A<1>	RP3406	36	1	8
MEM_A_A<11>	RP3406	36	4	5
MEM_A_CS_L<0>	RP3402	36	3	6
MEM_A_A<4>	RP3404	36	3	6
MEM_A_BA<1>	RP3403	36	4	5
MEM_A_A<12>	RP3404	36	1	8
MEM_A_A<13>	RP3407	36	2	7
MEM_A_BA<2>	RP3402	36	4	5
MEM_A_A<0>	RP3403	36	3	6
MEM_A_A<14>	RP3407	36	1	8
MEM_A_A<8>	RP3407	36	4	5
MEM_A_A<5>	RP3404	36	2	7
MEM_A_A<2>	RP3404	36	4	5
MEM_A_CAS_L	RP3401	36	3	6
MEM_A_RAS_L	RP3401	36	1	8
MEM_A_A<9>	RP3406	36	3	6

All: 5%1/32W 4X0201

C3480 0.47UF 20% 4V CERM-X5R-1 201
C3482 0.47UF 20% 4V CERM-X5R-1 201
C3483 0.47UF 20% 4V CERM-X5R-1 201
C3484 0.47UF 20% 4V CERM-X5R-1 201
C3485 0.47UF 20% 4V CERM-X5R-1 201
C3486 0.47UF 20% 4V CERM-X5R-1 201
C3487 0.47UF 20% 4V CERM-X5R-1 201
C3488 0.47UF 20% 4V CERM-X5R-1 201
C3489 0.47UF 20% 4V CERM-X5R-1 201

=PP0V75_S0_MEM_VTT_B

MEM_B_CKE<0>	RP3413	36	1	8
MEM_B_A<8>	RP3410	36	1	8
MEM_B_BA<2>	RP3409	36	1	8
MEM_B_A<1>	RP3411	36	4	5
MEM_B_A<10>	RP3409	36	3	6
MEM_B_A<13>	RP3410	36	3	6
MEM_B_BA<0>	RP3408	36	4	5
MEM_B_CAS_L	RP3413	36	3	6
MEM_B_A<7>	RP3411	36	2	7
MEM_B_RAS_L	RP3413	36	4	5
MEM_B_A<9>	RP3411	36	3	6
MEM_B_WE_L	RP3409	36	4	5
MEM_B_A<0>	RP3408	36	2	7
MEM_B_A<3>	RP3408	36	3	6
MEM_B_CS_L<0>	RP3409	36	2	7
MEM_B_A<6>	RP3410	36	4	5
MEM_B_A<12>	RP3414	36	4	5
MEM_B_BA<1>	RP3408	36	1	8
MEM_B_A<14>	RP3410	36	2	7
MEM_B_A<2>	RP3414	36	2	7
MEM_B_A<4>	RP3414	36	1	8
MEM_B_ODT<0>	RP3413	36	2	7
MEM_B_A<5>	RP3414	36	3	6
MEM_B_A<11>	RP3411	36	1	8

All: 5%1/32W 4X0201

C3481 0.47UF 20% 4V CERM-X5R-1 201
C3460 0.47UF 20% 4V CERM-X5R-1 201
C3461 0.47UF 20% 4V CERM-X5R-1 201
C3462 0.47UF 20% 4V CERM-X5R-1 201
C3463 0.47UF 20% 4V CERM-X5R-1 201
C3464 0.47UF 20% 4V CERM-X5R-1 201
C3465 0.47UF 20% 4V CERM-X5R-1 201
C3466 0.47UF 20% 4V CERM-X5R-1 201
C3467 0.47UF 20% 4V CERM-X5R-1 201

MEM CLOCK TERMINATION

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM

MEM_A_CLK_N<0> → R3468 30 5% 1/20W MF 201 → MEM_A_CLK_TERM_R (VOLTAGE=0.6V) → C3469 0.1UF 10% X5R 201 6.3V
MEM_A_CLK_P<0> → R3469 30 5% 1/20W MF 201 → C3468 3.3PF 5% 25V CERM 201

MEM_B_CLK_N<0> → R3478 30 5% 1/20W MF 201 → MEM_B_CLK_TERM_R (VOLTAGE=0.6V) → C3479 0.1UF 10% X5R 201 6.3V
MEM_B_CLK_P<0> → R3479 30 5% 1/20W MF 201 → C3478 3.3PF 5% 25V CERM 201

SYNC_MASTER=K78_MLB SYNC_DATE=12/16/2010

PAGE TITLE: DDR3 DRAM Channel B (32-63)

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 34 OF 109
SHEET: 32 OF 75



SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
PAGE TITLE	SecureDigital Card Reader
Apple Inc.	DRAWING NUMBER 051-8870 · SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 35 OF 109
	SHEET 33 OF 75

CRITICAL
OMIT_TABLE

U3600
EAGLE_RIDGE-192
FCBGA
(1 OF 2)

PCIE GEN2

RECEIVE

PCIE_T29_R2D_C_P<0>	C3600 0.1UF	PCIE_T29_R2D_P<0>	P14 PERP_0
PCIE_T29_R2D_C_N<0>	C3601 0.1UF	PCIE_T29_R2D_N<0>	P15 PERN_0
PCIE_T29_R2D_C_P<1>	C3602 0.1UF	PCIE_T29_R2D_P<1>	K14 PERP_1
PCIE_T29_R2D_C_N<1>	C3603 0.1UF	PCIE_T29_R2D_N<1>	K15 PERN_1
PCIE_T29_R2D_C_P<2>	C3604 0.1UF	PCIE_T29_R2D_P<2>	F14 PERP_2
PCIE_T29_R2D_C_N<2>	C3605 0.1UF	PCIE_T29_R2D_N<2>	F15 PERN_2
PCIE_T29_R2D_C_P<3>	C3606 0.1UF	PCIE_T29_R2D_P<3>	B15 PERP_3
PCIE_T29_R2D_C_N<3>	C3607 0.1UF	PCIE_T29_R2D_N<3>	B14 PERN_3

TRANSMIT

PETP_0 T14	PCIE_T29_D2R_C_P<0>	C3640 0.1UF	PCIE_T29_D2R_P<0>
PETN_0 T15	PCIE_T29_D2R_C_N<0>	C3641 0.1UF	PCIE_T29_D2R_N<0>
PETP_1 M14	PCIE_T29_D2R_C_P<1>	C3642 0.1UF	PCIE_T29_D2R_P<1>
PETN_1 M15	PCIE_T29_D2R_C_N<1>	C3643 0.1UF	PCIE_T29_D2R_N<1>
PETP_2 H14	PCIE_T29_D2R_C_P<2>	C3644 0.1UF	PCIE_T29_D2R_P<2>
PETN_2 H15	PCIE_T29_D2R_C_N<2>	C3645 0.1UF	PCIE_T29_D2R_N<2>
PETP_3 D14	PCIE_T29_D2R_C_P<3>	C3646 0.1UF	PCIE_T29_D2R_P<3>
PETN_3 D15	PCIE_T29_D2R_C_N<3>	C3647 0.1UF	PCIE_T29_D2R_N<3>

TP_T29_MONDC0 — R3610 0 (NO STUFF) — T29_MONDC0 A14 MONDC0
DEBUG: For monitoring current/voltage
TP_T29_MONDC1 — R3611 0 (NO STUFF) — T29_MONDC1 A15 MONDC1

TP_T29_MONOBSP — C3615 0.1UF — T29_MONOBSP A13 MONOBSP
DEBUG: For monitoring clock
TP_T29_MONOBSN — C3616 0.1UF — T29_MONOBSN B13 MONOBSN

WAKE* M2 T29_PCIE_WAKE_L — R3651 10K — =PP3V3_T29_RTR
PERST* C2 T29_RESET_L
RSENSE C8 T29_RSENSE — R3655 1.0K 0.1% 1/10W TF 402
RBIAS C7 T29_RBIAS

=PP3V3_T29_RTR

R3690 3.3K 5% 1/20W MF 201
R3691 3.3K 5% 1/20W MF 201
C3690 1.0UF 20% 6.3V X5R 0201-MUR
R3692 3.3K 5% 1/20W MF 201
R3693 3.3K 5% 1/20W MF 201

CRITICAL
OMIT_TABLE

U3690
M95160
2KX8-1.8V
MLP

T29_SPI_MOSI	D	
T29_SPI_CLK	C	
T29_SPI_CS_L	S_L	
T29ROM_WP_L	W_L	
T29ROM_HOLD_L	HOLD_L	
VCC	8	
VSS	4	
THM PAD	9	
T29_SPI_MISO	Q	2

CLK REQUEST

=T29_CLKREQ_L — PCIE_CLKREQ_0* P1

MISC

EEPROM

T29_SPI_MOSI	EE_DI	U6
T29_SPI_MISO	EE_DO	P2
T29_SPI_CS_L	EE_CS*	U3
T29_SPI_CLK	EE_CLK	N1

TP_T29_THERM_DP — THERM_DP B2
Use B1 GND ball for THERM_DN
T29_TEST_EN — TEST_EN E2

TEST PORT

R3625 0 — T29_TEST_POINT_3 — TEST_PWR_GOOD D1
R3629 0

SINK PORT 0

DP_T29SNK0_ML_P<3>	DPSNK0_ML_LANE_3P_IN0_HDMI_TMDS_CLK_P	T8
DP_T29SNK0_ML_N<3>	DPSNK0_ML_LANE_3N_IN0_HDMI_TMDS_CLK_N	U8
DP_T29SNK0_ML_P<2>	DPSNK0_ML_LANE_2P_IN0_HDMI_TMDS_O_P	T9
DP_T29SNK0_ML_N<2>	DPSNK0_ML_LANE_2N_IN0_HDMI_TMDS_0_N	U9
DP_T29SNK0_ML_P<1>	DPSNK0_ML_LANE_1P_IN0_HDMI_TMDS_1_P	T10
DP_T29SNK0_ML_N<1>	DPSNK0_ML_LANE_1N_IN0_HDMI_TMDS_1_N	U10
DP_T29SNK0_ML_P<0>	DPSNK0_ML_LANE_0P_IN0_HDMI_TMDS_2_P	T11
DP_T29SNK0_ML_N<0>	DPSNK0_ML_LANE_0N_IN0_HDMI_TMDS_2_N	U11
DP_T29SNK0_AUXCH_P	DPSNK0_AUX_CHP	T7
DP_T29SNK0_AUXCH_N	DPSNK0_AUX_CHN	U7
DP_T29SNK0_HPD	DPSNK0_HDMI_IN_HOT_PLUG_DET	T4

R3630 100K 5% 1/20W MF 201

SOURCE PORT 0

DPSRC0_ML_LANE_3P_OUT0_HDMI_TMDS_2_P	T12	DP_T29SRC_ML_CP<3>	R3661 0
DPSRC0_ML_LANE_3N_OUT0_HDMI_TMDS_2_N	U12	DP_T29SRC_ML_CN<3>	R3662 0
DPSRC0_ML_LANE_0P_OUT0_HDMI_TMDS_CLK_P	N12	DP_T29SRC_ML_CP<0>	R3663 0
DPSRC0_ML_LANE_0N_OUT0_HDMI_TMDS_CLK_N	R12	DP_T29SRC_ML_CN<0>	R3664 0

=PP3V3_T29_RTR

100pF SRF > 40MHz

DPSRC0_HOT_PLUG_DET T6 DP_T29SRC_HPD
DP_ATEST U15 T29_DP_ATEST
DP_RES U14 T29_DP_RES

C3685 100PF 5% 25V CERM 201
C3686 0.01UF 10% 10V X5R 201

HDMI/
DISPLAYPORT

TP_T29_HDMI_5V_OUT U1 — HDMI_5V_OUT — HDMI

HDMI

HDMI_SCL_IN	B1	T29_HDMI_SCL_IN	R3685 14K
HDMI_SDA_IN	A2	T29_HDMI_SDA_IN	R3632 100K
HDMI_OUT_HOT_PLUG_DET	F3	T29_HDMI_OUT_HPD	

POWER ON RESET

Not used in host mode.

PCIE_RST_0*	R1	TP_T29_PCIE_RESET0_L
PCIE_RST_1*	L1	TP_T29_PCIE_RESET1_L
PCIE_RST_2*	L2	TP_T29_PCIE_RESET2_L
PCIE_RST_3*	G2	TP_T29_PCIE_RESET3_L

JTAG

TDI	T3	JTAG_T29_TDI
TMS	T5	JTAG_T29_TMS
TCK	R2	JTAG_T29_TCK
TDO	U4	JTAG_T29_TDO

CLOCKS

REFCLK_100_IN_P	A12	PCIE_CLK100M_T29_P
REFCLK_100_IN_N	B12	PCIE_CLK100M_T29_N
XTAL_25_IN	D11	SYSCLK_CLK25M_T29_R
XTAL_25_OUT	C11	TP_T29_XTAL25OUT
TMU_CLK_OUT	U5	T29_TMU_CLK_OUT
TMU_CLK_IN	M1	T29_TMU_CLK_IN

=PP3V3_T29_RTR
R3698 10K
R3695 806 — SYSCLK_CLK25M_T29
R3696 1K
NO STUFF R3699 10K

PORTS

PORT0

PRT0_CIOT_P	A6	T29_R2D_C_P<0>
PRT0_CIOT_N	B6	T29_R2D_C_N<0>
PRT0_CIOR_P	A4	T29_D2R_P<0>
PRT0_CIOR_N	B4	T29_D2R_N<0>
CIO_0_LSEO	H2	T29_LSEO<0>
CIO_0_LSOE	K1	T29_LSOE<0>

PORT1

PRT1_CIOT_P	B10	T29_R2D_C_P<1>
PRT1_CIOT_N	A10	T29_R2D_C_N<1>
PRT1_CIOR_P	A8	T29_D2R_P<1>
PRT1_CIOR_N	B8	T29_D2R_N<1>
CIO_1_LSEO	J1	T29_LSEO<1>
CIO_1_LSOE	K2	T29_LSOE<1>

CIO_PLUG_EVENT H1 T29_CIO_PLUG_EVENT

NOTE: All unused LSOE/EO pairs should be aliased together. Other signals okay to float (TP/NC).

I2C_T29_SCL — C1 CIO_MDC
I2C_T29_SDA — F1 CIO_MDIO

SNK0 AC Coupling

DP_T29SNK0_ML_C_P<0>	C3620 0.1UF	DP_T29SNK0_ML_P<0>	
DP_T29SNK0_ML_C_N<0>	C3621 0.1UF	DP_T29SNK0_ML_N<0>	
DP_T29SNK0_ML_C_P<1>	C3622 0.1UF	DP_T29SNK0_ML_P<1>	
DP_T29SNK0_ML_C_N<1>	C3623 0.1UF	DP_T29SNK0_ML_N<1>	
DP_T29SNK0_ML_C_P<2>	C3624 0.1UF	DP_T29SNK0_ML_P<2>	
DP_T29SNK0_ML_C_N<2>	C3625 0.1UF	DP_T29SNK0_ML_N<2>	
DP_T29SNK0_ML_C_P<3>	C3626 0.1UF	DP_T29SNK0_ML_P<3>	
DP_T29SNK0_ML_C_N<3>	C3627 0.1UF	DP_T29SNK0_ML_N<3>	
DP_T29SNK0_AUXCH_C_P	C3628 0.1UF	DP_T29SNK0_AUXCH_P	
DP_T29SNK0_AUXCH_C_N	C3629 0.1UF	DP_T29SNK0_AUXCH_N	

=PP3V3_T29_RTR
R3670 10K
R3671 10K
T29_HDMI_SCL_IN
T29_HDMI_SDA_IN
T29_CIO_PLUG_EVENT
T29_HDMI_OUT_HPD
R3673 10K
R3674 10K

SYNC_MASTER=K78_MLB	SYNC_DATE=01/10/2013
PAGE TITLE	T29 Host (1 of 2)
Apple Inc.	DRAWING NUMBER 051-8870
	SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 36 OF 109
	SHEET 34 OF 75



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE: T29 Host (2 of 2)

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 37 OF 109
SHEET: 35 OF 75

Page Notes

Power aliases required by this page:
- =PPVIN_SW_T29BST (8-13V Boost Input)
- =PP18V_T29_REG (18V Boost Output)
- =PP3V3_T29_P3V3T29FET (3.3V FET Input)
- =PP3V3_T29_FET (3.3V FET Output)
- =PP3V3_S0_T29PWRCTL
- =PP1V05_T29_P1V05T29FET (1.05V FET Input)
- =PP1V05_T29_FET (1.05V FET Output)

Signal aliases required by this page:
- =T29_CLKREQ_L
- =T29_RESET_L

BOM options provided by this page:
T29BST:Y - Stuffs 18V boost circuitry.

T29 18V Boost Regulator



SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE: T29 Power Support

DRAWING NUMBER: 051-8870 SIZE: D

Apple Inc.

REVISION: 3.13.0

3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.750 A (EDP)

AIRPORT

CRITICAL
J4001
SSD-K99
F-RT-SM1

514S0335

WIFI_EVENT_L OUT 6 41
PCIE_AP_R2D_N 70 6 — C4030 0.1UF 10% 6.3V 201 X5R — PCIE_AP_R2D_C_N IN 16 70
PLACEMENT_NOTE=Place close to J4001.
PCIE_AP_R2D_P 70 6 — C4031 0.1UF 10% 6.3V X5R 201 — PCIE_AP_R2D_C_P IN 16 70
PLACEMENT_NOTE=Place close to J4001.
PCIE_CLK100M_AP_N IN 6 16 70
PCIE_CLK100M_AP_P IN 6 16 70
PCIE_AP_D2R_P OUT 6 16 70
PCIE_AP_D2R_N OUT 6 16 70
PCIE_WAKE_L OUT 6 17

BLUETOOTH

USB_BT_N BI 6 24 69
USB_BT_P BI 6 24 69
=PP3V3_S3_BT 6 7
C4032 0.1UF 10% 6.3V X5R 201
PLACE_NEAR=J4001.18:1.5mm

MIN_LINE_WIDTH=1 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=3.3V
PP3V3_WLAN_F 5 — C4021 0.1UF 10% 6.3V X5R 201 — C4020 10UF 20% 16V X5R 603
PLACEMENT_NOTE=Place close to Q4050.

CRITICAL
R4052 0.020 1% 0.25W MF 805
MIN_LINE_WIDTH=1 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=3.3V
PP3V3_WLAN_R 2 — 4

CRITICAL
Q4050
TPCP8102
23V1K-SM
C4050 0.1UF 10% 16V X5R-CERM 0201
C4051 0.033UF 10% 16V X5R 402
R4050 100K 5% 1/20W MF 201
P3V3WLAN_SS
R4051 10K 5% 1/20W MF 201
=PP3V3_S3_WLAN 7 37
PM_WLAN_EN_L IN 62

ISNS_AIRPORT_P OUT 46 74
ISNS_AIRPORT_N OUT 46 74

DLY = 60 MS +/- 20%
=PP3V3_S3_WLAN 7 37
C4053 0.1UF 10% 6.3V X5R 201

CRITICAL
U4002
SLG4AP016V
TDFN
VDD
SENSE 0.7V
DLY
RESET* 4
MR* 3
EN 6
OUT (OD) 8
IN 7
THRM PAD
GND

R4053 100K 1% 1/20W MF 201
R4054 232K 1% 1/20W MF 201
R4055 100K 1% 1/20W MF 201
P3V3WLAN_VMON
AP_RESET_CONN_L 6
AP_CLKREQ_O_L 6

AP_RESET_L IN 25
AP_PWR_EN IN 18 62
AP_CLKREQ_L_R
R4090 0 5% 1/20W MF 201
AP_CLKREQ_L OUT 16 23

SYNC_MASTER=K21_MLB SYNC_DATE=12/13/2010
PAGE TITLE
X21 WIRELESS CONNECTOR

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 40 OF 109
SHEET 37 OF 75



SYNC MASTER=K78_MLB SYNC DATE=01/10/2013

PAGE TITLE

SATA CONNECTOR

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 45 OF 109

SHEET 38 OF 75

USB Port Power Switch



Current limit (R4600): 2.3A max

Right USB Port A



We can add protection to 5V if we want, but leaving NC for now

Place L4605 at connector pin

USB/SMC Debug Mux



SYNC_MASTER=K21_MLB SYNC_DATE=12/13/2010

PAGE TITLE

External USB Connectors

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 46 OF 109

SHEET 39 OF 75

(Right Speaker Enable)



SYNC_MASTER=K21_MLB SYNC_DATE=11/09/2010

PAGE TITLE

Left I/O (LIO) Connector

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 47 OF 109

SHEET 40 OF 75

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.





NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.





SYNC_MASTER=K78_MLB	SYNC_DATE=01/10/2013
PAGE TITLE: SMC	
Apple Inc.	DRAWING NUMBER 051-8870 SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 49 OF 109
	SHEET 41 OF 75

SMC Reset "Button", Supervisor & AVREF Supply



PLACEMENT_NOTE=Place R5001 on BOTTOM side

MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.

NOTE: Internal pull-ups are to VIN, not V+.

SMC_FAN_2_CTL — NC_SMC_FAN_2_CTL
SMC_FAN_2_TACH — NC_SMC_FAN_2_TACH
SMC_FAN_3_CTL — NC_SMC_FAN_3_CTL
SMC_FAN_3_TACH — NC_SMC_FAN_3_TACH
=CHGR_ACOK — SMC_BC_ACOK
=SMC_SMS_INT — SMS_INT_L
SMC_ADC0 — SMC_CPU_VSENSE
SMC_ADC1 — SMC_CPU_ISENSE
SMC_ADC2 — SMC_DCIN_VSENSE
SMC_ADC3 — SMC_DCIN_ISENSE
SMC_ADC4 — SMC_GFX_VSENSE
SMC_ADC5 — SMC_GFX_ISENSE
SMC_ADC6 — SMC_1V55_ISENSE
SMC_ADC7 — SMC_CPUVCCIO_ISENSE
SMC_ADC8 — SMC_LCDBKLT_ISENSE
SMC_ADC9 — SMC_WLAN_ISENSE
SMC_ADC10 — SMC_HDD_ISENSE
SMC_ADC11 — SMC_PBUS_VSENSE
SMC_ADC12 — SMC_BMON_ISENSE
SMC_ADC13 — TP_SMC_ADC13
SMC_ADC15 — TP_SMC_ADC15
SMC_P10 — TP_SMC_P10
SMC_P20 — TP_SMC_P20
SMC_P24 — TP_SMC_P24
SMC_P26 — SMC_BMON_MUX_SEL
SMC_P43 — TP_SMC_P43
SMC_PF5 — TP_SMC_PF5
SMC_RSTGATE_L — TP_SMC_RSTGATE_L

PROCHOT Level Shifting to 3V3



Debug Power "Buttons"



Check with SMC pullup S0







SMC Crystal Circuit







BATLOW# Isolation



Internal 20K pull-up on PM_BATLOW_L in PCH.

Below connections are different from K91

SMC_PA0_PU — HISIDE_ISENSE_OC
SMC_FAN_1_CTL — NC_SMC_FAN_1_CTL
SMC_FAN_1_TACH — NC_SMC_FAN_1_TACH
SMC_ADC14 — SMC_HS_COMPUTING_ISENSE
SMC_GFX_THROTTLE_L — TP_SMC_GFX_THROTTLE_L
MAKE_BASE=TRUE



SYNC_MASTER=K78_MLB
SYNC_DATE=01/10/2013
PAGE TITLE: SMC Support
Apple Inc.
DRAWING NUMBER: 051-8870
SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 50 OF 109
SHEET: 42 OF 75

LPC+SPI Connector



SPI Bus Series Termination



SYNC_MASTER=K78_MLB
SYNC_DATE=01/10/2011

PAGE TITLE: LPC+SPI Debug Connector

Apple Inc.

DRAWING NUMBER: 051-8870
SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 51 OF 109
SHEET: 43 OF 75

PCH SMBus "0" Connections



PCH "SMLink 0" Connections



PCH "SMLink 1" Connections



SMLink 1 is slave port to
access PCH & CPU via PECI.

SMC "0" SMBus Connections



(* = Multiple options)

Internal DP

	K21		K78		
	Samsung	LGD	Samsung	LGD	AUO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N	Y	*	Y	*
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N	*	N	*
DVR - (Write: 0x4E Read: 0x4F)	Y	Y	Y	Y	N

SMC "A" SMBus Connections

NOTE: SMC RMT bus remains powered and may be active in S3 state



Left I/O Board

ALS - (write: 0x72 Read: 0x73)
Finstack Temp - (Write: 0x92 Read: 0x93)

SMC "B" SMBus Connections



SMC "Battery A" SMBus Connections



Battery

Battery Manager - (Write: 0x16 Read: 0x17)
Battery LED Driver - (Write: 0x36 Read: 0x37)
Battery Temp - (Write: 0x90 Read: 0x91)

SMC "Management" SMBus Connections



T29 I2C Connections



SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE
SMBus Connections

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 52 OF 109
SHEET 44 OF 75

PBUS Voltage Sense Enable & Filter



CPU VCore Load Side Current Sense / Filter



DC-In Voltage Sense Enable & Filter



GFX/IG VCore Load Side Current Sense / Filter



CPU Vcore Voltage Sense / Filter



GFX/IG Vcore Voltage Sense / Filter



CPU 1.05V VCCIO Current Sense / Filter



SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE: Voltage & Load Side Current Sensing

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 53 OF 109

SHEET: 45 OF 75

COMPUTING High Side Current Sense / Filter



GAIN: 100X

SCALE: 5A/ V

MAX VOUT: 3.1V at 16.5A

EDP Current: 15.5 A

Max Vdiff: 31 mV

Sense R is R5400, 2mOhm

PLACEMENT_NOTES:

Place close to SMC
(For R and C)

DC-IN (AMON) Current Sense Filter



Sense R is R7020, 20mOhm

DC-In AMON

ISL6259 Gain: 20x

Scale: 2.5A / V

Max VOut: 1.4V at 8.25A

EDP Current: 3.5A

DDR3 1V5R1V35 Current Sense / Filter



GAIN: 100X

SCALE: 5A / V

MAX VOUT: 2.4V AT 16.5A

Sense R is R7350, 2mOhm

EDP Current: 12 A

Max Vdiff: 24 mV

PLACEMENT_NOTES:

Place close to SMC
(For R and C)

COMPUTING High Side Current Sense / Filter & T29/Inlet Temp Sensor



EDP: 15.5A TDP :13.175A

Sense R is R5400, 2mOhm

Write Address: 0x98
Read Address: 0x99

AirPort Current Sense / Filter



Gain: 200x

Scale: 0.25A / V

MAX VOUT: 3V AT 0.825A

Sense R is R4052, 20mOhm

EDP Current: 0.750 A

Max Vdiff: 15 mV

PLACEMENT_NOTES:

Place close to SMC
(For R and C)

HDD Current Sense / Filter



GAIN: 500X

SCALE: 0.667A / V

MAX VOUT: 3.3V AT 2.2A

Sense R is R4599, 3mOhm

EDP Current: 2.36A

Max Vdiff: 7.0 mV

PLACEMENT_NOTES:

Place close to SMC
(For R and C)

CHARGER BMON High Side (BATTERY DISCHAEGE) Current Sense, MUX & Filter



Sense R is R7050, 10mOhm

NOTE: Monitoring current from
battery to PBUS (battery discharge)
across R7050

INA (Engineering) Solution

Gain: 50x

Scale: 2A / V

Max VOut: 3.3V at 6.6A

EDP Current: 10A

Charger BMON (Production) Solution

ISL6259 Gain: 36x

Scale: 2.78A / V

Max VOut: 3.3V at 9.167A

EDP Current: 310A

LCD Backlight Driver Input Current Sense / Filter



GAIN: 500X

SCALE: 0.2A / V

MAX VOUT: 3.3V AT 0.66A

Sense R is R0910, 10mOhm

EDP Current: 0.67 A

Max Vdiff: 6.7 mV

PLACEMENT_NOTES:

Place close to SMC
(For R and C)

SYNC_MASTER=K78_MLB SYNC_DATE=01/16/2013

PAGE TITLE: High Side Current Sensing

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 54 OF 109

SHEET: 46 OF 75

CPU Proximity Sensor



T29 Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLTISNS_PROD

Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors









SYNC_MASTER=K78_MLB SYNC_DATE=01/16/2013

PAGE TITLE: Thermal Sensors

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 55 OF 109

SHEET: 47 OF 75

FAN CONNECTOR



SYNC MASTER=K78_MLB	SYNC DATE=01/10/2013
PAGE TITLE	Fan
Apple Inc.	DRAWING NUMBER 051-8870 SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 56 OF 109
	SHEET 48 OF 75

IPD Flex Connector



FIXME: CHECK SEL





Keyboard Backlight Driver & Detection



To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:

If LOW, keyboard backlight present
If HIGH, keyboard backlight not present

R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector



J5815 pin 1 is grounded on keyboard backlight flex

518S0793

C5756 SYMBOL NOT READY FOR 0.22UF

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP,CER,0.22UF,10%,50V,X5R,0603	C5755,C5756		KB_BL

SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE: IPD / KBD Backlight

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 57 OF 109
SHEET: 49 OF 75



SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2013

PAGE TITLE

SPI ROM

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 61 OF 109

SHEET 50 OF 75

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS	80 HZ < FC < 132 HZ
GAIN	6DB



SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE

AUDI0: SPEAKER AMP

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 62 OF 109

SHEET 51 OF 75

MLB to LIO Power Cable Connector



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



Debug LEDs

(For development only)



K16-Specific Battery Connector



Right Speaker Connector



SYNC_MASTER=JACK_K90I SYNC_DATE=08/20/2010

PAGE TITLE: DC-In & Battery Connectors

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 69 OF 109

SHEET: 52 OF 75

Reverse-Current Protection

FROM ADAPTER

=PPDCIN_S5_CHGR

CRITICAL Q7080 SI5419DU POWERPAK

R7080 100K 5% 1/20W MF 201

CHGR_SGATE_DIV

R7081 62K 5% 1/20W MF 201

CRITICAL D7005 BAT30CWFILM SOT-323

CHGR_DCIN_D_R

R7005 20 5% 1/20W MF 201

(CHGR_DCIN)

(CHGR_SGATE)

Inrush Limiter

This node is powered through body diodes:
* DCIN through Q7080.
* PBUS through Q7085, Charger TOP FETs and Q7055.

PPDCIN_G3H_OR_PBUS

CRITICAL Q7085 SI5419DU POWERPAK

C7085 0.1UF 10% 25V X5R 402

R7085 470K 1% 1/20W MF 201

PPDCIN_G3H_INRUSH

CHGR_AGATE_DIV

R7086 332K 1% 1/20W MF 201

(CHGR_AGATE)

ACIN pin threshold is 3.2V, +/- 50mV

DIVIDER SETS ACIN THRESHOLD AT 12.18V

Input impedance of ~40K meets sparkitecture requirements

30mA max load

PP5V1_CHGR_VDD

R7001 4.7 5% 1/16W MF-LF 402

FIXME: C7001 SAME AS C7000?

C7001 1UF 10% 10V X5R 402

=PP3V42_G3H_CHGR

R7010 30.1K 1% 1/20W MF 201

NO STUFF R7002 100K 5% 1/20W MF 201

CRITICAL OMIT_TABLE

R7000 0 5% 1/20W MF 201

SMC_RESET_L

U7000 ISL6259HRTZ TQFN

VDD	19		
VDDP	20		
VHST	12		
SMB_RST_N	13		
SCL	11	CHGR_RST_L	
SDA	10	=SMBUS_CHGR_SCL	
VFRQ	4	=SMBUS_CHGR_SDA	
CELL	6	CHGR_VFRQ	
ACIN	3	CHGR_CELL	
ICOMP	5	CHGR_ACIN	
VCOMP	7	CHGR_ICOMP	
VNEG	8	CHGR_VCOMP	
CSOP	18	CHGR_VNEG	
CSON	17	CHGR_CSO_P	
(AGND) THRM_PAD	29	CHGR_CSO_N	
PGND	22		
DCIN	2	CHGR_DCIN	
SGATE	26	CHGR_SGATE	
AGATE	1	CHGR_AGATE	
CSIP	28	CHGR_CSI_P	
CSIN	27	CHGR_CSI_N	
BOOT	25	CHGR_BOOT	
UGATE	24	CHGR_UGATE	
PHASE	23	CHGR_PHASE	
LGATE	21	CHGR_LGATE	
BGATE	16	CHGR_BGATE	
20V/V AMON	9	CHGR_AMON	OUT
36V/V BMON	15	CHGR_BMON	OUT
(0.8) ACOK	14	=CHGR_ACOK	OUT

Float CELL for 1S

R7013 100 1% 1/20W MF 201

R7011 10.5K 1% 1/20W MF 201

R7015 255K 1% 1/20W MF 201

CHGR_VCOMP_R

C7015 470PF 10% 16V X5R-X7R 201

R7016 220 1% 1/20W MF 201

CHGR_VNEG_R

C7016 470PF 10% 16V X5R-X7R 201

C7050 0.47UF 10% 10V X5R 402

C7002 1UF 10% 10V X5R 402

XW7000 SM

PLACE_NEAR=U7000.29:1mm
PLACE_NEAR=U7000.22:1mm

(GND)

C7042 0.1UF 10% 6.3V X5R 201

C7011 0.01UF 10% 10V X5R 201

C7000 1UF 10% 10V X5R 402-1

C7005 0.22UF 20% 25V X5R 603

C7026 1000PF 10% 16V X7R 201

GND_CHGR_AGND

C7020 0.047UF 10% 16V X7R 402

R7021 10 5% 1/20W MF 201

R7022 10 5% 1/20W MF 201

C7022 0.1UF 10% 25V X5R 402

C7021 0.1UF 10% 25V X5R 402

CRITICAL R7020 0.020 0.5% 1W MF-LF 0612

CHGR_CSI_R_P

CHGR_CSI_R_N

PPDCIN_G3H_CHGR

CRITICAL Q7030 FDMS0355S POWER56

C7025 0.22UF 10% 10V CERM 402

CRITICAL Q7035 FDMS0349 POWER56

R7051 2.2 5% 1/20W MF 201

R7052 0 5% 1/20W MF 201

(CHGR_CSO_P)

(CHGR_CSO_N)

(PPVBAT_G3H_CHGR_R)

(CHGR_BGATE)

* R7051 HAS 2.20HM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)

CRITICAL C7030 33UF-0.060HM 20% 25V POLY-TANT CASE-D3L

CRITICAL C7031 33UF-0.060HM 20% 25V POLY-TANT CASE-D3L

C7035 1UF 10% 25V X5R 603-1

C7036 1UF 10% 25V X5R 603-1

C7037 0.001UF 10% 50V X7R 402

Max Current = 8A

f = 400 kHz

CRITICAL L7030 4.7UH-13.1A FDA1240F-SM

CRITICAL F7040 8AMP-24V 1206

TO SYSTEM

=PPBUS_G3H

PPVBAT_G3H_CHGR_REG

CRITICAL C7040 62UF 20% 11V ELEC CASE-B2

CRITICAL C7041 62UF 20% 11V ELEC CASE-B2

CRITICAL C7043 62UF 20% 11V ELEC CASE-B2

C7045 1000PF 10% 16V X7R 201

CRITICAL Q7055 SI7615DN PWRPK-1212-8

R7050 0.01 0.5% 1W MF 0612-3

PPVBAT_G3H_CHGR_R

TO/FROM BATTERY

PPVBAT_G3H_CONN

C7017 10UF 10% 25V X5R 805

C7014 1UF 10% 25V X5R 603-1

C7013 0.1UF 10% 25V X5R 402

C7012 0.01UF 10% 25V X7R 402

SYNC_MASTER=K78_MLB	SYNC_DATE=12/03/2010
PAGE TITLE	PBus Supply & Battery Charger
Apple Inc.	DRAWING NUMBER 051-8870 SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 70 OF 109
	SHEET 53 OF 75



VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

SYNC_MASTER=K78_MLB SYNC_DATE=01/16/2013

PAGE TITLE: System Agent Supply

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 71 OF 109

SHEET: 54 OF 75



SYNC_MASTER=K78_MLB	SYNC_DATE=01/16/2013
PAGE TITLE	5V / 3.3V Power Supply
Apple Inc.	DRAWING NUMBER 051-8870 · SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 72 OF 109
	SHEET 55 OF 75



SYNC_MASTER=K78_MLB	SYNC_DATE=01/10/2012
PAGE TITLE	1.5V DDR3 Supply
Apple Inc.	DRAWING NUMBER 051-8870 SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 73 OF 109
	SHEET 56 OF 75



SYNC_MASTER=K78_MLB	SYNC_DATE=01/10/2011
PAGE TITLE	CPU IMVP7 & AXG VCore Regulator
Apple Inc.	DRAWING NUMBER 051-8870 · SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 74 OF 109
	SHEET 57 OF 75

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CPU=Sandy Bridge ULV, AXG=GT2



CPU IMVP7 & AXG VCore Output

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 75 OF 109

SHEET 58 OF 75

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

CPU VCCIO (1.05V S0) Regulator



OCP = R7641 x 8.5uA / R7640
OCP = 25.6A
Vout = 0.5V * (1 + Ra / Rb)

SYNC_MASTER=K78_MLB SYNC_DATE=01/10/2011

PAGE TITLE: CPU VCCIO (1.05V) Power Supply

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 76 OF 109
SHEET: 59 OF 75

1.8V S0 Regulator



Vout = 0.8V * (1 + Ra / Rb)

1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 LDO



1.05V S0 LDO



SYNC_MASTER=K78_MLB SYNC_DATE=01/16/2011

PAGE TITLE: Misc Power Supplies

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 77 OF 109
SHEET: 60 OF 75

3.3V S3 FET



3.3V S3 FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	31 mOhm @1.8V
LOADING	1.608 A (EDP)

1.5V S3/S0 FET



1.5V S3/S0 FET	
MOSFET	PQFN2X2
CHANNEL	N-TYPE
RDS(ON)	9.4 mOhm @4.5V
LOADING	5 A (EDP)

3.3V S0 FET



3.3V S0 FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3.2 A (EDP)

3.3V_SUS FET



3.3V SUS FET	
MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V_SUS FET



5V SUS FET	
MOSFET	SiA427
CHANNEL	P-TYPE 12V/8V
RDS(ON)	29 mOhm @4.5V
LOADING	100? mA (EDP)

5.0V S0 FET



5.0V S0 FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	18 MOHM @4.5V
LOADING	1.678 A (EDP)

SYNC MASTER=K78 MLB SYNC DATE=01/10/2011

PAGE TITLE

Power FETs

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 78 OF 109

SHEET 61 OF 75

S5 Rail Enables & PGOOD

=PP3V42_G3H_PWRCTL

Internal pull-ups 100K +/- 20%

C7940 0.1UF 10% 6.3V X5R 201

U7941 SLG4AP012 TDFN

CRITICAL 343S0497

VDD

SMC_PM_G2_EN MAKE_BASE=TRUE

=PP3V3_S5_PWRCTL

Threshold: ??

DLY > 10 ms

S5PGOOD_DLY

C7941 220PF 10% 25V X7R-CERM 201

IN_A (1PD) OUT_A* (0Ω,1PU) NC

IN_B OUT_A (0Ω,1PU) P5V3V3_REG_EN MAKE_BASE=TRUE

2:1 1.3V

DLY_1C DLY OUT_B* (0Ω,1PU) S5_PWRGD MAKE_BASE=TRUE

GND THRM PAD

R7941 100 5% 1/20W MF 201

C7942 0.033UF 10% 16V X5R 402 NO STUFF

P3V3S5_EN MAKE_BASE=TRUE =P3V3S5_EN

=P5V3V3_REG_EN

S5_PWRGD (old name RSMRST_PWRGD)-->SMC

SMC-->PM_DSW_PWRGD

State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0

3.3V,5V S3 ENABLE

Delete R when pull-down added to PCH page

PM_SLP_S4_L MAKE_BASE=TRUE

R7910 100K 5% 1/20W MF 201

PLACE_NEAR=U7300.16:6mm

R7911 5.1K 5% 1/20W MF 201

R7912 9.1K 5% 1/20W MF 201

R7913 0 5% 1/20W MF 201

P5VS3_EN MAKE_BASE=TRUE =P5V3_EN

NO STUFF C7913 0.068UF 10% 10V CERM 402

PLACE_NEAR=Q7812.2:6mm

P3V3S3_EN MAKE_BASE=TRUE =P3V3S3_EN

DDRREG_EN MAKE_BASE=TRUE =DDRREG_EN

=USB_PWR_EN

PLACE_NEAR=U7300.16:6mm C7910 0.47UF 10% 6.3V CERM-X5R 402

PLACE_NEAR=Q7812.2:6mm C7912 0.47UF 10% 6.3V CERM-X5R 402

3.3V S4 ENABLE

PM_SLP_S5_L

R7915 100K 5% 1/20W MF 201

Delete R when pull-down added to PCH page

S0 ENABLE

PM_SLP_S3_L

R7978 100 5% 1/20W MF 201

R7979 100K 5% 1/20W MF 201

Delete R when pull-down added to PCH page

PLACE_NEAR=U1800.04:5mm

(PM_SLP_S3_R_L)

PM_SLP_S3_R_L MAKE_BASE=TRUE

R7987 33K 5% 1/20W MF 201 PLACE_NEAR=U7100.15:6mm

R7981 20K 5% 1/20W MF 201 PLACE_NEAR=U7600.3:6mm

R7988 39K 5% 1/20W MF 201 PLACE_NEAR=U7770.3:6mm

R7986 5.1K 5% 1/20W MF 201 PLACE_NEAR=U7720.5:6mm

=P5VS0_EN

=P3V3S0_EN

=PBUSVSENS_EN

P1V8S0_EN MAKE_BASE=TRUE =P1V8S0_EN

P1V5S0_EN MAKE_BASE=TRUE =P1V5S0_EN

=1V05_S0_LDO_EN

CPUVCCIOS0_EN MAKE_BASE=TRUE =CPUVCCIOS0_EN

PVCCSA_EN MAKE_BASE=TRUE =PVCCSA_EN

C7987 0.47UF 10% 6.3V CERM-X5R 402

C7981 0.47UF 10% 6.3V CERM-X5R 402

C7988 0.47UF 10% 6.3V CERM-X5R 402

C7986 0.47UF 10% 6.3V CERM-X5R 402

CPUVCORE ENABLE

ALL_SYS_PWRGD

R7974 0 5% 1/20W MF 201

PLACE_NEAR=U7400.1:5mm

CPUIMVP_VR_ON

PLACE_NEAR=U7400.1:5mm

R7976 0 5% 1/20W MF 201

NO STUFF

PLACE_NEAR=U7400.1:5mm

R7975 0 5% 1/20W MF 201

CPUVCCIOS0_PGOOD

PM_PECI_PWRGD

3.3V/5.0V Sus ENABLE

=PP3V3_S5_PWRCTL

PLACE_NEAR=U7940.5:2.3mm

C7943 0.1UF 10% 6.3V X5R 201

U7940 74AUP1G3208 SOT891

SMC_BATLOW_L:100K pull up on SMC page

SMC_BATLOW_L

ALL_SYS_PWRGD

PM_SLP_SUS_L

PLACE_NEAR=U1800.A15:5mm

R7918 100K 5% 1/20W MF 201

Delete R when pull-down added to PCH page

PM_SUS_EN MAKE_BASE=TRUE =P5V_3V3_SUS_EN

NO STUFF R7917 0 5% 1/20W MF 201

S0 Rail PGOOD (BJT Version)

=PP3V3_S5_VMON

R7956 150K 1% 1/20W MF 201

R7951 15K 1% 1/20W MF 201

R7953 1K 5% 1/20W MF 201

VMON_3V3_DIV

VMON_Q2_BASE

R7952 7.15K 1% 1/20W MF 201

R7954 1K 5% 1/20W MF 201

=PP1V5_S3RS0_VMON

PP1V5_S3RS0

VMON_Q3_BASE

R7955 1K 5% 1/20W MF 201

=PP1V05_S0_VMON

VMON_Q4_BASE

Q7950 ASMCC0179 DFN2015H4-8

Q1 Q2 Q3 Q4

NC NC CRITICAL

353S2809 S0PGD_BJT_GND_R

R7957 100 5% 1/20W MF 201

Worst-Case Thresholds:

Q2: 0.XXXV

Q3: 0.640V

3.3V w/Divider: 2.345V

Q4: 0.660V

3.3V SUS Detect

=PP3V3_S5_PWRCTL

PLACE_NEAR=U7930.6:2.3mm

No stuff C7931, 12ms Min delay time

U7930 Sense input threhold is 3.07v

C7930 0.1UF 10% 6.3V X5R 201

=PP3V3_SUS_PWRCTL

R7933 100K 5% 1/20W MF 201

CRITICAL

U7930 TPS3808G33DBVRG4 SOT23-6 (90K IN)

SENSE RESET* MR* CT GND VDD

PM_RSMRST

PM_RSMRST_L goes to U1800.C21

C7931 1000PF 10% 16V X7R 201 NO STUFF

CHGR VFRQ Generation

=PP3V42_G3H_PWRCTL

R7931 10K 5% 1/20W MF 201

CHGR_VFRQ

Q7931 SSM3K15FV SOD-VESM-HF

VFRQ Low: Fix Frequency

VFRQ High: Variable Frequency

S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:

VDD: 2.734V-3.010V

V2MON: 2.815V-3.099V

V3MON: 0.572V-0.630V

V4MON: 0.572V-0.630V

P1V5S0_PGOOD from U7710

=PP5V_S0_VMON

=PP3V3_S0_VMON

=PP1V5_S3RS0_VMON

=PP1V05_S0_VMON

S0PGOOD_ISL

C7960 0.1UF 10% 6.3V X5R 201

U7960 ISL88042IRTEZ TDFN (TPU) CRITICAL

VDD V2MON V3MON V4MON MR* RST* GND THRM_PAD

R7960 6.04K 1% 1/20W MF 201

R7970 10K 1% 1/20W MF 201

R7972 6.04K 1% 1/20W MF 201

R7961 15K 1% 1/20W MF 201

R7971 10K 1% 1/20W MF 201

R7973 15K 1% 1/20W MF 201

P5V_DIV_VMON

P1V5_DIV_VMON

P1V05_DIV_VMON

NC

ALL_SYS_PWRGD_R

353S2310

R7967 10K 5% 1/20W MF 201

R7968 100 5% 1/20W MF 201 NO STUFF

R7966 100 5% 1/20W MF 201

R7965 100 5% 1/20W MF 201

R7901 100 5% 1/20W MF 201

R7964 100 5% 1/20W MF 201

R7963 100 5% 1/20W MF 201

CPUIMVP_AXG_PGOOD

P1V8S0_PGOOD

P3V3S5_PGOOD

P5VS3_PGOOD

CPUVCCIOS0_PGOOD

PVCCSA_PGOOD

R7962 330 5% 1/20W MF 201

ALL_SYS_PWRGD

DP S4 Power Enable

SMC_S4_WAKESRC_EN MAKE_BASE=TRUE =DPAPWRSW_EN

PSOC USB Power Enable

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

PM_WLAN_EN_L

Q7925 2N7002DW-X-G SOT-363

AP_PWR_EN

(AC_EN_L)

AC_EN_L

Q7920 2N7002DW-X-G SOT-363

NO STUFF R7929 0 5% 1/20W MF 201

SMC_ADAPTER_EN

(PM_SLP_S3_L)

PM_SLP_S3_L

Q7925 2N7002DW-X-G SOT-363 NC NC

Unused fet

SYNC_MASTER=K78_MLB	SYNC_DATE=01/10/2011
PAGE TITLE	Power Control 1/ENABLE
Apple Inc.	DRAWING NUMBER 051-8870 SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 79 OF 109
	SHEET 62 OF 75

CHECK IF LVDS_IG_PANEL_PWR GLITCHES ON POWER UP

CRITICAL
U9000
FPF1009
MFET-2X2-81N

7 =PP3V3_S5_LCD
8 IN LCD_IG_PWR_EN
1 ON
2 VIN_1
3 VIN_2
4 VOUT_1
5 VOUT_2
6 GND
7 THRM PAD

PP3V3_SW_LCD_UF
MIN_LINE_WIDTH=0.30 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=3.3V

R9014 1K 5% 1/20W MF 201
C9009 0.1UF 10% 6.3V XSR 201
C9011 0.1UF 10% 6.3V XSR 201
C9012 10UF 20% 6.3V XSR 603

R9061 0 5% 1/20W MF 201
44 I2C_TCON_SDA
6 I2C_TCON_SDA_R

R9062 0 5% 1/20W MF 201
44 I2C_TCON_SCL
6 I2C_TCON_SCL_R

Pull-ups on panel side,
4.7 kOhm to 3.3V

9 OUT DP_INT_HPD

R9060 0 5% 1/20W MF 201
6 DP_INT_HPD_CONN

L9004
FERR-120-OHM-1.5A
0402-LF

C9015 1000PF 10% 16V X7R 201

R9070 100K 5% 1/20W MF 201

R9050 100K 5% 1/20W MF 201
R9080 100K 5% 1/20W MF 201

6 PP3V3_SW_LCD
MIN_LINE_WIDTH=0.30 MM
MIN_NECK_WIDTH=0.20 MM
VOLTAGE=3.3V

C9024 0.1UF 10% 16V X5R-CERM 0201
C9025 0.1UF 10% 16V X5R-CERM 0201
C9020 0.1UF 10% 16V X5R-CERM 0201
C9021 0.1UF 10% 16V X5R-CERM 0201
C9022 0.1UF 10% 16V X5R-CERM 0201
C9023 0.1UF 10% 16V X5R-CERM 0201

70 9 BI DP_INT_AUX_CH_N (DP_INT_AUX_CH_C_N)
70 9 BI DP_INT_AUX_CH_P (DP_INT_AUX_CH_C_P)
70 9 IN DP_INT_ML_P<0>
70 9 IN DP_INT_ML_N<0>
70 9 IN DP_INT_ML_P<1>
70 9 IN DP_INT_ML_N<1>

70 6 DP_INT_AUX_CH_C_N
70 6 DP_INT_AUX_CH_C_P
70 6 DP_INT_ML_F_P<0>
70 6 DP_INT_ML_F_N<0>
70 6 DP_INT_ML_F_P<1>
70 6 DP_INT_ML_F_N<1>

PLACE_NEAR=J9000.25:1mm
R9017 1M 5% 1/20W MF 201
PLACE_NEAR=J9000.24:1mm
R9018 1M 5% 1/20W MF 201
PLACE_NEAR=J9000.3:2mm
C9017 1000PF 5% 50V C0G-CERM 603

66 6 PPVOUT_SW_LCDBKLT

66 6 OUT LED_RETURN_6
66 6 OUT LED_RETURN_5
66 6 OUT LED_RETURN_4
66 6 OUT LED_RETURN_3
66 6 OUT LED_RETURN_2
66 6 OUT LED_RETURN_1

LCD Connector

Internal DP Connector: 518S0787

CRITICAL
J9000
CABLINE-CA
F-RT-SM

NC
NC
NC

LED Backlight I/F

DisplayPort I/F

PAGE TITLE
Internal DisplayPort Connector

Apple Inc.

DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 90 OF 109
SHEET 63 OF 75

DP A Super-Driver

PS8301 I2C Addresses:

A1	A0	Addr (W/R)
0	0	0x96/0x97
0	1	0xB6/0xB7
1	0	0x94/0x95
1	1	0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.

=T29_WAKE_L:

Desktops use PCIe WAKE#
Mobiles use S4 WAKE#

If GPU uses common pins for AUX_CH and DDC, alias nets together at GPU.

R9308/R9309 maintain bias on C9308/C9309 to prevent spikes when U9310 AUXDDC_OFF transitions from high to low.

U9310 PS8301TQFN40GTR-A2 QFN — CRITICAL

U9330 LPC1112A HVQFN25 — CRITICAL

R9330 provides pads for programming/debug of MCU, please make accessible.
If project has space for 10-pin programming header it should be used.

T29 A High-Speed Signals

T29 signals are P/N-swapped after AC caps to improve layout.

T29 Path Biasing

D9364/D9365: SIGNAL_MODEL=EMPTY
D9372/D9373: SIGNAL_MODEL=T29PIN

T29: TX_0 / T29: TX_1 / T29: Unused / T29: LSX_A_R2P/P2R (P/N) / T29: RX_1 Bias Sink

CBTL04DP081 (353S3151) and PI3vEDP212 (353S3055) are footprint-compatible parts with similar pinouts. NXP uses pin 10 for ML and HPD, Pericom uses pin 10 for ML and pin 11 for HPD.

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

DP Path Biasing

Port A MCU

Must be 3.3V DP A port power

I2C Addr: 0x26/0x27 (Wr/Rd)

AUXCH Snoop Port, used by PS8301 during training.

IC supports input high while Vcc = 0V.

P2R = Plug to Receptacle
R2P = Receptacle to Plug

DP/T29 A Low-Speed MUX

Must be 3.3V DP A port power

SYNC_MASTER=K21_MLB	SYNC_DATE=12/13/2010
PAGE TITLE	DisplayPort/T29 A MUXing
Apple Inc.	DRAWING NUMBER 051-8870 · SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 93 OF 109
	SHEET 64 OF 75

3.3V/HV Power MUX

Port A HV Power Switch

	Nominal	Min	Max
IFLT	885mA	876mA	894mA (*)
ILIM	935mA	925mA	1A (*)
TFLT	18.3ms	13.4ms	26.7ms
TSD	470ms	235ms	724ms

(*) U9410 tolerance unknown

IFLT = 200k / RFLT = 885mA
ILIM = 201k / RLIM = 935mA
TFLT = CCT * 38900
TSD = CCT * 100000

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 65mOhm @ 2.5V Vgs
Id(max): 3.7A @ 70C

3.3V/HV MUXed

Blocking FET, off when Source >3.4V or HV_EN high.

ZXRE060A REF range: 0.595-0.605V (0.600V nominal)
Circuit threshold range: 3.363-3.439V (3.395V nominal)

Bleeder Resistor
2.5V / 249 ohm = 10mA
P = ~27mW

Note: Bleeder active when DPAPWRSW_HV_DET is HIGH and T29_A_HV_EN is LOW.

Port A 3.3V Power Switch

DP_PWR must be S4/S5 to support wake from T29 devices.

3.3V Always

DisplayPort/T29 A Connector

Circuit threshold range: 2.877-2.941V (2.903V nominal)

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

T29: Unused
T29: TX_0
T29: LSX_R2P/P2R (P/N)
T29: TX_1

470k R's for ESD protection on AC-coupled signals.

SYNC_MASTER=K78_MLB	SYNC_DATE=12/07/2010
PAGE TITLE	DisplayPort/T29 A Connector
Apple Inc.	DRAWING NUMBER 051-8870 SIZE D
	REVISION 3.13.0
	BRANCH
	PAGE 94 OF 109
	SHEET 65 OF 75

PPBUS S0 LCDBkLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

CRITICAL
Q9706
FDC638APZ_SBMS001
SSOT6-HF

F9700
3AMP-32V-467
603-HF
BOTTOM

=PPBUS_S0_LCDBKLT
PPBUS_S0_LCDBKLT_FUSED
MIN_LINE_WIDTH=0.4 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=12.6V

R9788 301K 1% 1/20W MF 201
C9782 0.1UF 10% 16V X5R 402
LCDBKLT_EN_DIV

R9789 147K 1% 1/20W MF 201
LCDBKLT_EN_L

Q9707 SSM6N15FEAPE SOT563
LCD_BKLT_EN
LCDBKLT_DISABLE

Q9707 SSM6N15FEAPE SOT563
BKLT_PLT_RST_L

PPBUS_SW_LCDBKLT_PWR
MIN_LINE_WIDTH=0.4 mm
MIN_NECK_WIDTH=0.25 mm
VOLTAGE=12.6V

THERE IS A SENSE RESISTOR BETWEEN
PPBUS_SW_LCDBKLT_PWR
AND PPBUS_SW_BKL
ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
*PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
*LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

=PP5V_S0_BKL
=PPBUS_SW_BKL

CRITICAL
C9712 10UF 10% 25V X5R 805
C9713 0.1UF 10% 25V X5R 402
PLACE_NEAR=L9701.1:3mm

CRITICAL
L9701
15UH-2.8A
PIMB053T-SM

PPBUS_SW_LCDBKLT_PWR_SW
MIN_LINE_WIDTH=0.5 MM
MIN_NECK_WIDTH=0.375 MM
VOLTAGE=50V
SWITCH_NODE=TRUE
DIDT=TRUE

PLACE_NEAR=L9701.2:3mm
CRITICAL
D9701
SOD-123
RB160M-60G
PLACE_NEAR=U9701.A5:3mm

C9796 220PF 10% 50V X7R-CERM 402
CRITICAL
C9797 10UF 10% 50V X5R 1210-1
CRITICAL
C9799 10UF 10% 50V X5R 1210-1
PLACE_NEAR=D9701.2:5mm
PLACE_NEAR=D9701.2:3mm

PPVOUT_SW_LCDBKLT
MIN_LINE_WIDTH=0.5 MM
MIN_NECK_WIDTH=0.375 MM
VOLTAGE=50V

PLACE_NEAR=U9701.D1:5mm
C9710 1UF 10% 25V X5R 603-1
PLACE_NEAR=U9701.D1:3mm
C9714 0.01UF 10% 10V X5R 201

=PP3V3_S0_BKL_VDDIO
PLACE_NEAR=U9701.C4:4mm
C9711 0.1UF 10% 6.3V X5R 201

XW9720
SM
PLACE_NEAR=C9797.1:5mm

PPVOUT_SW_LCDBKLT_FB
VOLTAGE=50V
MIN_LINE_WIDTH=0.1 MM
MIN_NECK_WIDTH=0.1 MM

U9701
25-BUMP-MICRO
LP8550

VDDIO	C4	SW_0	B1
VLDO	D1	SW_1	B2
VIN	C1	FB	A5
VSYNC	D2	OUT1	E5
FILTER	C2	OUT2	D5
ISET	B3	OUT3	C5
FSET	B4	OUT4	E3
SCLK	D3	OUT5	E2
SDA	D4	OUT6	E1
PWM	A4	GND_S	B5
EN	A3	GND_L	E4
FAULT	C3	GND_SW	A1
		GND_SW	A2

BKL_VSYNC_R
BKL_FLTR
BKL_ISET
BKL_FSET
BKL_SCL
BKL_SDA
BKL_PWM
BKL_EN
TP_BKL_FAULT
PLACE_SIDE=BOTTOM
BKL_ISEN1
BKL_ISEN2
BKL_ISEN3
BKL_ISEN4
BKL_ISEN5
BKL_ISEN6

=I2C_BKL_1_SCL
=I2C_BKL_1_SDA
Addr: 0x58(Wr)/0x59(Rd)
R9753 0 5% 1/20W MF 201
R9757 0 5% 1/20W MF 201
R9741 10K 5% 1/20W MF 201

PPBUS_SW_LCDBKLT_PWR
R9731 200K 1% 1/20W MF 201
R9715 100K 1% 1/20W MF 201

LCD_BKLT_PWM
R9704 33 5% 1/20W MF 201
C9704 33PF 5% 25V NP0-C0G 201

Fpwm=9.62kHz
see spec for others

R9755 10K 1% 1/20W MF 201
R9716 90.9K 1% 1/20W MF 201
I_LED=20.3mA
R9714 18.2K 1% 1/20W MF 201

GND_BKL_SGND
MIN_LINE_WIDTH=0.4 MM
MIN_NECK_WIDTH=0.2 MM
VOLTAGE=0V

XW9710
SM
PLACEMENT_NOTE=Keep away from noise nodes(E4, A1, A2, B1, B2 pins)

I_LED=369/Riset
(EEPROM should set EN_I_RES=1)

BKLT:PROD
R9717 0 5% 1/16W MF-LF 402
PLACE_NEAR=U9701.E5:10mm
LED_RETURN_1
BOTTOM

BKLT:PROD
R9718 0 5% 1/16W MF-LF 402
PLACE_NEAR=U9701.D5:10mm
LED_RETURN_2
BOTTOM

BKLT:PROD
R9719 0 5% 1/16W MF-LF 402
PLACE_NEAR=U9701.C5:10mm
LED_RETURN_3
BOTTOM

BKLT:PROD
R9720 0 5% 1/16W MF-LF 402
PLACE_NEAR=U9701.E3:10mm
LED_RETURN_4
BOTTOM

BKLT:PROD
R9721 0 5% 1/16W MF-LF 402
PLACE_NEAR=U9701.E2:10mm
LED_RETURN_5
BOTTOM

BKLT:PROD
R9722 0 5% 1/16W MF-LF 402
PLACE_NEAR=U9701.E1:10mm
LED_RETURN_6
BOTTOM

MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.20 mm

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC_MASTER=K78_MLB
SYNC_DATE=01/16/2011
PAGE TITLE
LCD Backlight Driver
Apple Inc.
DRAWING NUMBER 051-8870
SIZE D
REVISION 3.13.0
BRANCH
PAGE 97 OF 109
SHEET 66 OF 75

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	=STANDARD	=STANDARD
CPU_XDP_BPM	*	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S	=CPU_50S

NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.
NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_P<3:0>	9 17
DMI_S2N	PCIE_85D	PCIE	DMI_S2N_N<3:0>	9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_P<3:0>	9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S_N<3:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_P<7:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA_N<7:0>	9 17
	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>	9 17
	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>	9 17
	CPU_50S	CPU_AGTL	FDI_INT	9 17
CPU_PECI	CPU_50S	PCIE	CPU_PECI	10 19 41
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 17 26
	CPU_50S	CPU_ITP	XDP_DBRESET_L	10 23 25
	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L	10 23
	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L	10 23
	CPU_50S	CPU_AGTL	PM_EXT_TS_L<0>	
	CPU_50S	CPU_AGTL	PM_EXT_TS_L<1>	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<0>	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<1>	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP<2>	10
	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	10
	CPU_50S	CPU_AGTL	CPU_VCCIO_SEL	12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 42 57
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP_L	10 19
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P	10 16
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N	10 16
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKP	10 16
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL_REF_CLKN	10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P	16 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N	16 23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
	CPU_27P4S	CPU_COMP	EDP_COMP	9
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM_L	CPU_XDP_BPM	CPU_ITP	XDP_BPM_L<7..0>	10 23
XDP_BPM_R_L	CPU_50S	CPU_ITP	CPU_CFG<15..12>	9 23
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	23
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 57
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 57
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12 59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12 59
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 57
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 57
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_P	12
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VDDQ_SENSE_N	12
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	9
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	9
CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L	12 57
CPU_SVIDSCLK	CPU_50S	CPU_COMP	CPU_VIDSCLK	12 57
CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT	12 57
	PCIE_85D	PCIE	PEG_R2D_P<15..0>	
	PCIE_85D	PCIE	PEG_R2D_N<15..0>	
	PCIE_85D	PCIE	PEG_R2D_C_P<15..0>	8
	PCIE_85D	PCIE	PEG_R2D_C_N<15..0>	8
	PCIE_85D	PCIE	PEG_D2R_P<15..0>	8
	PCIE_85D	PCIE	PEG_D2R_N<15..0>	8
	PCIE_85D	PCIE	PEG_D2R_C_P<15..0>	
	PCIE_85D	PCIE	PEG_D2R_C_N<15..0>	

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE
CPU Constraints

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 100 OF 109
SHEET 67 OF 75

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	TOP,BOTTOM	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
MEM_50S	ISL3,ISL4,ISL9,ISL10	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	ISL3,ISL4,ISL9,ISL10	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2CLK	*	0.6 MM	?
MEM_CTRL2CTRL	*	0.2 MM	?
MEM_CMD2CTRL	*	0.2 MM	?
MEM_CMD2CMD	*	0.2 MM	?
MEM_DATA2DATA	*	0.14 MM	?
MEM_DQS2DQS	*	0.4 MM	?
MEM_MEM2OTHERMEM	*	0.4 MM	?
MEM_2PWR	*	=PWR_P2MM	?
MEM_2GND	*	=GND_P2MM	?
MEM_2OTHER	*	0.6 MM	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_PWR	*	MEM_2PWR
MEM_CTRL	MEM_PWR	*	MEM_2PWR
MEM_CMD	MEM_PWR	*	MEM_2PWR
MEM_DATA	MEM_PWR	*	MEM_2PWR
MEM_DQS	MEM_PWR	*	MEM_2PWR

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	MEM_2GND
MEM_CTRL	GND	*	MEM_2GND
MEM_CMD	GND	*	MEM_2GND
MEM_DATA	GND	*	MEM_2GND
MEM_DQS	GND	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DQS	*	MEM_DQS2DQS

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

Need to support MEM_*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow rPGA guidelines per Huron River SFF DG rev1.0 (#438297).
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQ to DQS matching per byte lane should be within 0.127mm.
DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from procesor ball to SODIMM pad is 88.9mm.
SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<5..0>	8 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<5..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_A_CKE<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_A_CS_L<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM_A_ODT<3..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_A<15..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_RAS_L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_CAS_L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_WE_L	11 27 28 32
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_A_DQ<7..0>	11 27
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_A_DQ<15..8>	11 27
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_A_DQ<23..16>	11 27
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_A_DQ<31..24>	11 27
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_A_DQ<39..32>	11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_A_DQ<47..40>	11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_A_DQ<55..48>	11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_A_DQ<63..56>	11 28
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	11 28
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<5..0>	8 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<5..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_B_CKE<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_B_CS_L<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM_B_ODT<3..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_A<15..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_RAS_L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_CAS_L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_WE_L	11 29 30 32
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM_B_DQ<7..0>	11 29
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM_B_DQ<15..8>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM_B_DQ<23..16>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM_B_DQ<31..24>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM_B_DQ<39..32>	11 30
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM_B_DQ<47..40>	11 30
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM_B_DQ<55..48>	11 30
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM_B_DQ<63..56>	11 30
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	11 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	11 30
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_N<5>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_P<6>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_N<6>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_P<7>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_N<7>	11 30
		MEM_PWR	PP1V5_S3RS0	7
		MEM_PWR	PP1V5_S3	7
		MEM_PWR	PP0V75_S3_MEM_VREFCA_A	27 28 29 30 31
		MEM_PWR	PP0V75_S3_MEM_VREFDQ_A	9 27 28 29 30 31

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE: Memory Constraints

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D
REVISION: 3.13.0
BRANCH:
PAGE: 101 OF 109
SHEET: 68 OF 75

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DIsplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP,BOTTOM	=3x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT	DP_IG_ML_N<3..0>	8
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_P	8
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_N	8
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_P	
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS_IG_A_CLK_N	
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<2..0>	
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<2..0>	
	LVDS_90D	LVDS	LVDS_IG_A_DATA_P<3>	8
	LVDS_90D	LVDS	LVDS_IG_A_DATA_N<3>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_P<3..0>	8
	LVDS_90D	LVDS	LVDS_IG_B_DATA_N<3..0>	8
	LVDS_90D	LVDS	LVDS_IG_B_CLK_P	8
	LVDS_90D	LVDS	LVDS_IG_B_CLK_N	8
	SATA_90D	SATA	SATA_HDD_R2D_C_P	16 38
	SATA_90D	SATA	SATA_HDD_R2D_C_N	16 38
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_P	6 38
SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_N	6 38
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	16 38
SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	16 38
	SATA_90D	SATA	SATA_HDD_D2R_C_P	6 38
	SATA_90D	SATA	SATA_HDD_D2R_C_N	6 38
	SATA_90D	SATA	SATA_ODD_R2D_C_P	8 16
	SATA_90D	SATA	SATA_ODD_R2D_C_N	8 16
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_P	
SATA_ODD_R2D	SATA_90D	SATA	SATA_ODD_R2D_N	
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_P	8 16
SATA_ODD_D2R	SATA_90D	SATA	SATA_ODD_D2R_N	8 16
	SATA_90D	SATA	SATA_HDD_R2D_RC_P	
	SATA_90D	SATA	SATA_HDD_R2D_RC_N	
	SATA_90D	SATA	SATA_HDD_D2R_RC_P	
	SATA_90D	SATA	SATA_HDD_D2R_RC_N	
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB_HUB1_UP_P	18 24
	USB_85D	USB	USB_HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB_HUB2_UP_P	18 24
	USB_85D	USB	USB_HUB2_UP_N	18 24
USB_EXTA	USB_85D	USB	USB_EXTA_P	24 39
USB_EXTA	USB_85D	USB	USB_EXTA_N	24 39
USB_EXTB	USB_85D	USB	USB_EXTB_P	
	USB_85D	USB	USB_EXTB_N	
USB_EXTC	USB_85D	USB	USB_EXTC_P	
	USB_85D	USB	USB_EXTC_N	
USB_EXTD	USB_85D	USB	USB_EXTD_P	6 24 40
	USB_85D	USB	USB_EXTD_N	6 24 40
USB_EXTD	USB_85D	USB	USB_T29A_P	8 24
	USB_85D	USB	USB_T29A_N	8 24
	USB_85D	USB	T29_A_RSVD_P	8 64
	USB_85D	USB	T29_A_RSVD_N	8 64
USB_CAMERA	USB_85D	USB	USB_CAMERA_P	6 18 40
	USB_85D	USB	USB_CAMERA_N	6 18 40
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	
	USB_85D	USB	USB_CAMERA_CONN_N	
USB_BT	USB_85D	USB	USB_BT_P	6 24 37
USB_BT	USB_85D	USB	USB_BT_N	6 24 37
USB_TPAD	USB_85D	USB	USB_TPAD_P	49
	USB_85D	USB	USB_TPAD_N	49
USB_IR	USB_85D	USB	USB_IR_P	
	USB_85D	USB	USB_IR_N	
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	24 33
	USB_85D	USB	USB_SDCARD_N	24 33
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	
	USB_85D	USB	USB_BRCRYPT_N	
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
PCH_DIFFCLK_UNUSED_	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16 25
PCH_DIFFCLK_UNUSED_	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16 25
	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_P	8
	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_N	8
PCH_DIFFCLK_UNUSED_	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16 25
PCH_DIFFCLK_UNUSED_	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16 25
PCH_DIFFCLK_UNUSED_	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16 25
PCH_DIFFCLK_UNUSED_	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16 25
	CPU_50S	CLK_PCIE	PCH_CLK14P3M_REFCLK	16 25
LPC_CLK33M	CPU_50S	CLK_PCIE	PCH_CLK33M_PCIIN	16 25
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_P	
GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DPLLSS_N	

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE
PCH Constraints 1

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D
REVISION 3.13.0
BRANCH
PAGE 102 OF 109
SHEET 69 OF 75

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

DisplayPort Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?

PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	6 16 41 43
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 16 41 43
LPC_RESET_L	LPC_50S	LPC	LPC_RESET_L	25
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	18 25
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	25 41
LPC_CLK33M	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	6 25 43
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	16 44
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	16 44
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	16 44
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	16 44
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	16 44
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	16 44
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	6 16 40
	HDA_50S	HDA	HDA_BIT_CLK_R	16
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	6 16 40
	HDA_50S	HDA	HDA_SYNC_R	16
HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	16
	HDA_50S	HDA	HDA_RST_L	6 16 40
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	6 16 40
	HDA_50S	HDA	AUD_SDI_R	
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	6 16 40
	HDA_50S	HDA	HDA_SDOUT_R	16
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	16 43
	SPI_55S	SPI	SPI_CLK	43
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	16 43
	SPI_55S	SPI	SPI_MOSI	43
SPI_MISO	SPI_55S	SPI	SPI_MISO	16 43
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	16 43
	SPI_55S	SPI	SPI_CS0_L	43
	SPI_55S	SPI	SPI_MLB_CLK	43 50
	SPI_55S	SPI	SPI_MLB_MOSI	43 50
	SPI_55S	SPI	SPI_MLB_MISO	43 50
	SPI_55S	SPI	SPI_MLB_CS_L	43 50
	PCIE_85D	PCIE	PCIE_ENET_R2D_P	
	PCIE_85D	PCIE	PCIE_ENET_R2D_N	
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	
	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	
	PCIE_85D	PCIE	PCIE_ENET_D2R_N	
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	
	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 37
	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 37
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	16 37
	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	16 37
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 16 37
	PCIE_85D	PCIE	PCIE_AP_D2R_N	6 16 37
	PCIE_85D	PCIE	PCIE_FW_R2D_P	
	PCIE_85D	PCIE	PCIE_FW_R2D_N	
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	
	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	
	PCIE_85D	PCIE	PCIE_FW_D2R_N	
	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	
	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	
PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_N	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_N	
	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	8 16
	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	8 16
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	
MCP_PE1_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	6 16 37
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	6 16 37
MCP_PE2_REFCLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	8 16
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	8 16
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<1>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<2>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<5>	6
	CPU_27P4S	CPU_COMP	TP_PCH_VSS_NCTF<7>	
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<9>	6 70
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<9>	6 70
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<11>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<12>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<15>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<17>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<19>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<21>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<22>	
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<25>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<27>	6
	CPU_27P4S	CPU_COMP	PCH_VSS_NCTF<29>	6

Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
DP_EXTA_ML	DP_85D	DISPLAYPORT	DP_EXTA_ML_C_P<3..0>	8 64
DP_EXTA_ML	DP_85D	DISPLAYPORT	DP_EXTA_ML_C_N<3..0>	8 64
	DP_85D	DISPLAYPORT	DP_EXTA_ML_P<3..0>	64
	DP_85D	DISPLAYPORT	DP_EXTA_ML_N<3..0>	64
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_P	8 64
DP_EXTA_AUXCH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_N	8 64
	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_P	64
	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_N	64
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	63
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	63
	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	9 63
	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	9 63
	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>	6 63
	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>	6 63
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX_CH_C_P	6 63
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUX_CH_C_N	6 63
	DP_85D	DISPLAYPORT	DP_INT_AUX_CH_P	9 63
	DP_85D	DISPLAYPORT	DP_INT_AUX_CH_N	9 63
	PCIE_85D	PCIE	PCIE_T29_R2D_C_P<3..0>	8 34
	PCIE_85D	PCIE	PCIE_T29_R2D_C_N<3..0>	8 34
PCIE_PEG_D2R_LANE3	PCIE_85D	PCIE	PCIE_T29_D2R_P<3>	8 34
PCIE_PEG_D2R_LANE2	PCIE_85D	PCIE	PCIE_T29_D2R_P<2>	8
PCIE_PEG_D2R_LANE1	PCIE_85D	PCIE	PCIE_T29_D2R_P<1>	8 34
PCIE_PEG_D2R_LANE0	PCIE_85D	PCIE	PCIE_T29_D2R_P<0>	8
PCIE_PEG_D2R_LANE3	PCIE_85D	PCIE	PCIE_T29_D2R_N<3>	8 34
PCIE_PEG_D2R_LANE2	PCIE_85D	PCIE	PCIE_T29_D2R_N<2>	8 34
PCIE_PEG_D2R_LANE1	PCIE_85D	PCIE	PCIE_T29_D2R_N<1>	8 34
PCIE_PEG_D2R_LANE0	PCIE_85D	PCIE	PCIE_T29_D2R_N<0>	8 34
PCIE_PEG_R2D_LANE3	PCIE_85D	PCIE	PCIE_T29_R2D_P<3>	34
PCIE_PEG_R2D_LANE2	PCIE_85D	PCIE	PCIE_T29_R2D_P<2>	34
PCIE_PEG_R2D_LANE1	PCIE_85D	PCIE	PCIE_T29_R2D_P<1>	34
PCIE_PEG_R2D_LANE0	PCIE_85D	PCIE	PCIE_T29_R2D_P<0>	34
PCIE_PEG_R2D_LANE3	PCIE_85D	PCIE	PCIE_T29_R2D_N<3>	34
PCIE_PEG_R2D_LANE2	PCIE_85D	PCIE	PCIE_T29_R2D_N<2>	34
PCIE_PEG_R2D_LANE1	PCIE_85D	PCIE	PCIE_T29_R2D_N<1>	34
PCIE_PEG_R2D_LANE0	PCIE_85D	PCIE	PCIE_T29_R2D_N<0>	34
	PCIE_85D	PCIE	PCIE_T29_D2R_C_P<3..0>	34
	PCIE_85D	PCIE	PCIE_T29_D2R_C_N<3..0>	34
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	16 34
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N	16 34

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	16 25
SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	16 25
	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB_R	16
	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	
	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET_R	
SYSCLK_CLK25M_T29	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29	25 34
	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_T29_R	34

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE

PCH Constraints 2

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 103 OF 109

SHEET 70 OF 75

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	8MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING	
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO
	ENET_50S	ENET_3X	ENET_RESET_L
ENET_MDI	ENET_100D	ENET_MDI	ENET_MDI_P<3..0>
	ENET_100D	ENET_MDI	ENET_MDI_N<3..0>
CR_DATA	ENET_50S	ENET_CR_DATA	ENET_CR_DATA<7..0>
CR_DATA	ENET_50S	ENET_CR_DATA	ENET_CR_CMD
CR_CLK	ENET_50S	ENET_CR_DATA	ENET_CR_CLK
CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN_DATA<7..0>
CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN_CMD
CR_CLK	ENET_50S	ENET_CR_DATA	SDCONN_CLK

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING	
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N

Port 2 Not Used

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE: Ethernet/FW Constraints

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 104 OF 109

SHEET: 71 OF 75

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

T29 IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: PHYSICAL	NET_TYPE: SPACING		
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C_P<3..0>	8 34
	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_C_N<3..0>	8 34
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_P<3..0>	34
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP_T29SNK0_ML_N<3..0>	34
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C_P	8 34
	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_C_N	8 34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_P	34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK0_AUXCH_N	34
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C_P<3..0>	
	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_C_N<3..0>	
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_P<3..0>	
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP_T29SNK1_ML_N<3..0>	
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C_P	
	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_C_N	
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_P	
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP_T29SNK1_AUXCH_N	
	T29_I2C_55S	T29_I2C	I2C_T29_SCL	34 44
	T29_I2C_55S	T29_I2C	I2C_T29_SDA	34 44
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK	34
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI_MOSI	34
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO	34
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L	34
	T29DP_80D	T29DP	T29_R2D_C_P<3..0>	8 34 64
	T29DP_80D	T29DP	T29_R2D_C_N<3..0>	8 34 64
	T29DP_80D	T29DP	T29_D2R_P<3..0>	8 34 64
	T29DP_80D	T29DP	T29_D2R_N<3..0>	8 34 64
T29_R2D0	T29DP_80D	T29DP	T29_R2D_P<0>	64
T29_R2D0	T29DP_80D	T29DP	T29_R2D_N<0>	64
T29_R2D1	T29DP_80D	T29DP	T29_R2D_P<1>	64
T29_R2D1	T29DP_80D	T29DP	T29_R2D_N<1>	64
	T29DP_80D	T29DP	T29_R2D_C_F_P<1..0>	64
	T29DP_80D	T29DP	T29_R2D_C_F_N<1..0>	64
T29_D2R0	T29DP_80D	T29DP	T29_D2R_C_P<0>	64 65
T29_D2R0	T29DP_80D	T29DP	T29_D2R_C_N<0>	64 65
T29_D2R1	T29DP_80D	T29DP	T29_D2R_C_P<1>	64 65
T29_D2R1	T29DP_80D	T29DP	T29_D2R_C_N<1>	64 65
	T29DP_80D	T29DP	T29DPA_D2R1_AUXCH_P	65
	T29DP_80D	T29DP	T29DPA_D2R1_AUXCH_N	65
	T29DP_80D	T29DP	DP_SDRVA_ML_C_P<3..0>	64
	T29DP_80D	T29DP	DP_SDRVA_ML_C_N<3..0>	64
	T29DP_80D	T29DP	DP_SDRVA_ML_R_P<3..0>	64
	T29DP_80D	T29DP	DP_SDRVA_ML_R_N<3..0>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_P<0>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_N<0>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_P<1>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_N<1>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_P<2>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP_SDRVA_ML_N<2>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_P<3>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP_SDRVA_ML_N<3>	64
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA_AUXCH_P	64
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP_SDRVA_AUXCH_N	64
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_C_P	64
	T29DP_80D	T29DP	DP_SDRVA_AUXCH_C_N	64
T29DPA_ML_ODD			T29DPA_ML_P<1>	64 65
T29DPA_ML_ODD			T29DPA_ML_N<1>	64
T29DPA_ML_ODD			T29DPA_ML_P<3>	64 65
T29DPA_ML_ODD			T29DPA_ML_N<3>	64
	T29DP_80D	T29DP	T29DPA_ML_P<3..0>	64 65
	T29DP_80D	T29DP	T29DPA_ML_N<3..0>	64 65
	T29DP_80D	T29DP	T29DPA_ML_C_P<3..0>	64 65
	T29DP_80D	T29DP	T29DPA_ML_C_N<3..0>	64 65
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP_A_EXT_AUXCH_P	64 65
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP_A_EXT_AUXCH_N	64 65

T29/DP Net Properties

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	44
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	44
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	44
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	44
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	44
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	44
SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 44
SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 44
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	44
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	53
	1TO1_DIFFPAIR		CHGR_CSI_N	53
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	53
	1TO1_DIFFPAIR		CHGR_CSO_N	53

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE

SMC Constraints

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 106 OF 109

SHEET 73 OF 75

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1TO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1TO1_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERRIDE	OVERRIDE	0.09 MM	400 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
MEM_72D	*	OVERRIDE	OVERRIDE	0.09 MM	400 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
MEM_37S	*	OVERRIDE	OVERRIDE	0.09 MM	400 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
MEM_85D	*	OVERRIDE	OVERRIDE	0.09 MM	400 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
PCIE_85D	*	OVERRIDE	OVERRIDE	0.076 MM	10 mm	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
USB_85D	TOP	OVERRIDE	OVERRIDE	0.1 MM	500 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
CPU_27P4S	TOP	OVERRIDE	OVERRIDE	0.09 MM	400 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		
CLK_PCIE_90D	TOP	OVERRIDE	OVERRIDE	0.09 MM	400 MIL	OVERRIDE	OVERRIDE
OVERRIDE	OVERRIDE			OVERRIDE	OVERRIDE		

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING	
	ENET_100D	ENETCONN	ENETCONN P<3..0>
	ENET_100D	ENETCONN	ENETCONN N<3..0>
	SATA_90D	SATA	SATA_ODD_D2R_UF_P
	SATA_90D	SATA	SATA_ODD_D2R_UF_N
	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_OUT_P
	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_OUT_N
	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_IN_P
	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_IN_N
J295	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_IN_P
J296	SATA_90D	SATA	SATA_HDD_D2R_RDRVR_IN_N
J297	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_OUT_P
J298	SATA_90D	SATA	SATA_HDD_R2D_RDRVR_OUT_N
SENSE_DIFFPAIR	THERM_1TO1_55S	THERM	CPUTHMSNS_D2_P 47
	THERM_1TO1_55S	THERM	CPUTHMSNS_D2_N 47
CPU_THERMD	THERM_1TO1_55S	THERM	CPU_THERMD_P 9 47
J348	THERM_1TO1_55S	THERM	CPU_THERMD_N 9 47
SENSE_DIFFPAIR	THERM_1TO1_55S	THERM	T29_THERMD_P 47
	THERM_1TO1_55S	THERM	T29_THERMD_N 47
SENSE_DIFFPAIR	THERM_1TO1_55S	THERM	T29_MLBBOT_THMSNS_P 46 47
	THERM_1TO1_55S	THERM	T29_MLBBOT_THMSNS_N 46 47
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_HS_COMPUTING_N 46
	SENSE_1TO1_55S	SENSE	ISNS_HS_COMPUTING_P 46
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_HS_OTHER_N
	SENSE_1TO1_55S	SENSE	ISNS_HS_OTHER_P
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUVCCIOS0_CS_N 45 59
	SENSE_1TO1_55S	SENSE	CPUVCCIOS0_CS_P 45 59
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS1_P 45 57 58
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS1_N 45 58
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS2_P
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS2_N
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS1G_P 45 58
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS1G_N 45 58
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISUM_R_P 45
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISUM_R_N 45
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISUMG_R_P 45
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISUMG_R_N 45
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS_P
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISNS_N
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	VCCSAS0_CS_P 54
	SENSE_1TO1_55S	SENSE	VCCSAS0_CS_N 54
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	CPUIMVP_ISUMG_P 57 58
	SENSE_1TO1_55S	SENSE	CPUIMVP_ISUMG_N 57 58
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_CPU_N
	SENSE_1TO1_55S	SENSE	ISNS_CPU_P
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_HDD_N 38 46
	SENSE_1TO1_55S	SENSE	ISNS_HDD_P 38 46
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_HDD_R_N
	SENSE_1TO1_55S	SENSE	ISNS_HDD_R_P
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_LCDBKLT_N 8 46
J824	SENSE_1TO1_55S	SENSE	ISNS_LCDBKLT_P 8 46
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_ODD_N
J826	SENSE_1TO1_55S	SENSE	ISNS_ODD_P
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_ODD_R_N
J828	SENSE_1TO1_55S	SENSE	ISNS_ODD_R_P
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_1V5_S3_N 46 56
J830	SENSE_1TO1_55S	SENSE	ISNS_1V5_S3_P 46 56
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_P1V8GPU_R_N
J832	SENSE_1TO1_55S	SENSE	ISNS_P1V8GPU_R_P
SENSE_DIFFPAIR	SENSE_1TO1_55S	SENSE	ISNS_AIRPORT_N 37 46
J834	SENSE_1TO1_55S	SENSE	ISNS_AIRPORT_P 37 46
J293	LVDS_90D	LVDS	LVDS_CONN_A_CLK_F_N
J294	LVDS_90D	LVDS	LVDS_CONN_A_CLK_F_P

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING	
J835 SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P 6 40 51 74
J836	DIFFPAIR	AUDIO	SPKRAMP_INR_N 6 40 51 74
J837 MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_P 51
J838	DIFFPAIR	AUDIO	MAX98300_R_N 51

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING	
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
	1TO1_DIFFPAIR		CHGR_CSI_R_P 53
	1TO1_DIFFPAIR		CHGR_CSI_R_N 53
	1TO1_DIFFPAIR		CHGR_CSO_R_P 46 53
	1TO1_DIFFPAIR		CHGR_CSO_R_N 46 53
(USB_EXTA)	USB_85D	USB	USB2_EXTA_MUXED_P 39
(USB_EXTA)	USB_85D	USB	USB2_EXTA_MUXED_N 39
(USB_EXTA)	USB_85D	USB	USB2_LT1_P 39
(USB_EXTA)	USB_85D	USB	USB2_LT1_N 39
	USB_85D	USB	CONN_USB2_BT_P
	USB_85D	USB	CONN_USB2_BT_N
	USB_85D	USB	USB_LT2_P
	USB_85D	USB	USB_LT2_N
	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_C_P
	DP_85D	DISPLAYPORT	DP_IG_AUX_CH_C_N
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_L_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_L_N_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_N_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_P_OUT 6 51 52
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_N_OUT 6 51 52
J799 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SSM2315_SUB_N
J800 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SSM2315_SUB_P
J801 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SSM2315_L_N
J802 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SSM2315_L_P
J803 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SSM2315_R_N
J804 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SSM2315_R_P
J805 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	AUD_LO2_N_R
J806 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	AUD_LO2_P_R
J807 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	AUD_LO1_N_R
J808 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	AUD_LO1_P_R
J809 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	AUD_LO2_N_L
J810 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	AUD_LO2_P_L
J811 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SPKRAMP_INL_P
J812 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SPKRAMP_INL_N
J813 SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P 6 40 51 74
J814 AUD_DIFF	DIFFPAIR	AUDIO	SPKRAMP_INR_N 6 40 51 74
J815 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SPKRAMP_INSUB_P
J816 AUD_DIFF	1TO1_DIFFPAIR	AUDIO	SPKRAMP_INSUB_N
	USB_85D	USB	USB_TPAD_R_P
	USB_85D	USB	USB_TPAD_R_N
	SB_POWER		PP3V3_S5 6 7
	SB_POWER		PP3V3_S0 6 7
	GND		GND

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE PHYSICAL	NET_TYPE SPACING	
J817 (USB_EXTA)	USB_85D	USB	USB_EXTA_MUXED_P
J818 (USB_EXTA)	USB_85D	USB	USB_EXTA_MUXED_N
J819 (USB_EXTA)	USB_85D	USB	USB_LT1_P
J820 (USB_EXTA)	USB_85D	USB	USB_LT1_N
J821 (USB_TPAD)	USB_85D	USB	USB_TPAD_CONN_P 6 49
J822 (USB_TPAD)	USB_85D	USB	USB_TPAD_CONN_N 6 49
J823 SMBUS_SMC_MGMT_SDA	SMB_5SS	SMB	I2C_SMC_SMS_SDA_R
J824 SMBUS_SMC_MGMT_SCL	SMB_5SS	SMB	I2C_SMC_SMS_SCL_R
J825	SMB_5SS	SMB	I2C_TCON_SCL
J827	SMB_5SS	SMB	I2C_TCON_SDA
J828	SMB_5SS	SMB	I2C_TCON_SCL_CONN
J829	SMB_5SS	SMB	I2C_TCON_SDA_CONN

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2017

PAGE TITLE

Project Specific Constraints

Apple Inc.

DRAWING NUMBER 051-8870 SIZE D

REVISION 3.13.0

BRANCH

PAGE 108 OF 109

SHEET 74 OF 75

K90i Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP,ISL2,ISL3,ISL4,ISL5,ISL6,ISL7,ISL8,ISL9,ISL10,ISL11,BOTTOM	NO_TYPE,BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3,ISL4,ISL9,ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3,ISL4,ISL9,ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3,ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4,ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3,ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4,ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3,ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4,ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3,ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4,ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3,ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4,ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP,BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K90i.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP,BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3,ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3,ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9,ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3,ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9,ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3,ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9,ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC_MASTER=K21_CONSTRAINTS SYNC_DATE=04/06/2011

PAGE TITLE: PCB Rule Definitions

Apple Inc.

DRAWING NUMBER: 051-8870 SIZE: D

REVISION: 3.13.0

BRANCH:

PAGE: 109 OF 109

SHEET: 75 OF 75