

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD  
DATE

2010-10-12

SCHEM, FLYING\_DUTCHMAN, MLB, K91F

REV B RELEASE, 01/31/11

Page

(.csa)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

Contents

Sync

Date

MASTER

06/30/2009

K17\_REF

06/30/2009

K17\_REF

MASTER

05/28/2009

K18\_MLB

04/27/2010

K18\_MLB

04/27/2010

K18\_MLB

04/27/2010

K92\_SUMA

06/21/2010

K92\_MLB

08/03/2010

K92\_SUMA

06/15/2010

K92\_MLB

08/03/2010

K92\_SUMA

06/15/2010

K92\_MLB

08/19/2010

K92\_MLB

08/19/2010

K92\_MLB

10/19/2010

K91\_MLB

07/06/2010

K92\_MLB

07/06/2010

K91\_MLB

10/20/2010

K92\_MLB

07/06/2010

K92\_MLB

04/30/2010

K92\_MLB

07/06/2010

K91\_MLB

10/17/2010

K91\_MLB

10/08/2010

K91\_ERIC

07/06/2010

K92\_MLB

06/23/2010

K92\_SUMA

05/10/2010

K92\_SUMA

06/23/2010

K92\_SUMA

04/27/2010

K18\_MLB

04/27/2010

K18\_MLB

10/08/2010

K91\_MARY

10/08/2010

K91\_ERIC

10/12/2010

T29\_REF

10/12/2010

T29\_REF

10/12/2010

T29\_REF

10/11/2010

K91\_ERIC

05/26/2010

K91\_TRINHNI

04/27/2010

K18\_MLB

06/10/2010

T27\_REF

06/10/2010

T27\_REF

11/08/2010

K91\_ERIC

10/08/2010

K91\_ERIC

04/27/2010

K18\_MLB

07/12/2010

K91\_BEN

07/12/2010

K91\_BEN

07/12/2010

Page

(.csa)

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

Contents

Sync

Date

K18\_MLB

04/27/2010

K18\_MLB

04/27/2010

K91\_DINESH

08/16/2010

K91\_DINESH

10/29/2010

K91\_DINESH

09/22/2010

K18\_MLB

04/27/2010

K91\_ERIC

10/08/2010

K91\_ERIC

07/14/2010

K91\_DINESH

08/06/2010

K91\_DINESH

06/08/2010

K91\_BEN

09/30/2010

K91\_AUDIO

07/12/2010

K91\_AUDIO

07/12/2010

K91\_AUDIO

07/12/2010

K91\_AUDIO

09/30/2010

K91\_AUDIO

09/21/2010

K91\_AUDIO

10/08/2010

K91\_ERIC

10/08/2010

K91\_ERIC

10/08/2010

K91\_ERIC

10/08/2010

K91\_ERIC

11/01/2010

K91\_ERIC

10/14/2010

K91\_MARY

07/22/2010

K91\_MARY

06/15/2010

K92\_SUMA

06/15/2010

K92\_MLB

08/03/2010

K92\_MLB

08/19/2010

K92\_MLB

08/19/2010

K92\_MLB

12/01/2010

K92\_MLB

11/23/2010

K92\_MLB

06/15/2010

K91\_ERIC

12/21/2010

K91\_ERIC

04/27/2010

K18\_MLB

11/21/2010

K92\_MLB

10/16/2010

T29\_REF

10/16/2010

T29\_REF

10/08/2010

K91\_ERIC

08/03/2010

K91\_MARY

06/25/2010

K90I\_KIRAN

08/03/2010

K91\_MARY

08/09/2010

K92\_MLB

08/09/2010

Page

(.csa)

91

92

93

94

95

96

97

98

99

100

101

Contents

Sync

Date

K18\_MLB

04/27/2010

K92\_MLB

08/09/2010

K92\_MLB

08/09/2010

K91\_ERIC

08/03/2010

T29\_REF

10/16/2010

K18\_MLB

04/27/2010

K92\_MLB

08/09/2010

K18\_MLB

04/27/2010

K18\_MLB

04/27/2010

K91\_DINESH

08/06/2010

K91\_DINESH

08/18/2010

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8620	1	SCHEM, MLB, K91	SCH	CRITICAL	
820-2915	1	PCBF, MLB, K91	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=DRAWING

LAST\_MODIFIED=Mon Jan 31 12:49:37 2011

DRAWING TITLE

SCHEM, MLB, K91

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

1 OF 132

1 OF 101

8

7

6

5

4


3

2

1

WWW.AliSaler.Com












8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

SYNC MASTER=MASTER

SYNC DATE=MASTER

PAGE TITLE

Revision History

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

4 OF 132


4 OF 101








NO\_TEST NC NO\_TESTS












SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE		Signal Aliases	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	9 OF 132
		SHEET	8 OF 101
































VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 6x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)  
Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT\_NOTE (C1700-C1708):  
Place on bottom side of U1000




PLACEMENT\_NOTE (C1718-C1723):  
Place close to U1000 on bottom side



PLACEMENT\_NOTE (C1726-C1731):  
Place near inductors on bottom side.




PLACEMENT\_NOTE (C1734-C1735):  
Place near inductors on bottom side.




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402  
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT\_NOTE (C1738-C1747):  
Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402  
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT\_NOTE (C1758-C1762):




PAGE TITLE		SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
CPU DECOUPLING-II		DRAWING NUMBER		SIZE	
Apple Inc.		REVISION		D	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		17 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		15 OF 101	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					























D

C

B



A

D

C


B

A



SYNC MASTER=K92 MLB

SYNC DATE=04/30/2010

PCH GROUNDS		DRAWING NUMBER	SIZE
 Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 132
		SHEET	21 OF 101














BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM1_0, HUB1_NONREM0_0	
HUB1_1NONREM		HUB1_NONREM1_0, HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0, HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600,U2650	CRITICAL	USBHUB_2061
338S0923	2	SMSC USX2513B	U2600,U2650	CRITICAL	USBHUB_2513B

T29 - no longer used, pulled up to 3V3 S0

IR Receiver

External B

External C

Bluetooth

Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K91 ERICSYNC DATE=10/08/2010

USB HUBS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE


D

26 OF 132


24 OF 101




PCH Reset Button



Ethernet WAKE# Isolation




ENET\_MEDIA\_SENSE ISOLATION CIRCUIT




Platform Reset Connections

Unbuffered





Buffered

Note: Based on K91/K92 layout, ENET,AP and BKLT are moved to Buffered reset.




System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO\_25M\_A: SB power rail for XTAL circuit.  
VDDIO\_25M\_B: Ethernet power rail for XTAL circuit.  
VDDIO\_25M\_C: T29 power rail for XTAL circuit.  
NOTE: VDD\_25M must be powered if any VDDIO\_25M\_x is powered.




Buffered CPU reset



NOTE:  
This page is different for K92.  
ENET\_RESET\_L hooked up differently on both the projects.

SYNC MASTER=K92 MLB		SYNC DATE=07/06/2010	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		28 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		25 OF 101	





Page Notes

Power aliases required by this page:  
- =PP1V5\_S0\_MEM\_A  
- =PP1V5\_S3\_MEM\_A  
- =PP0V75\_S0\_MEM\_VTT\_A  
- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
- =I2C\_S0DIMA\_SCL  
- =I2C\_S0DIMA\_SDA

BOM options provided by this page:  
(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

"Factory" (top) slot

SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



	8	7	6	5	4	3	2	1		
	CPU CHANNEL A DQS 0 -> DIMM A DQS 0				CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
	91 11 6	MEM A DQS N<0>	==	MEM A DQS N<0>	26	91 11 6	MEM B DQS N<0>	==	MEM B DQS N<0>	26
	91 11 6	MEM A DQS P<0>	==	MEM A DQS P<0>	26	91 11 6	MEM B DQS P<0>	==	MEM B DQS P<0>	26
	MEM A DQ<7>				MEM B DQ<7>					
	91 11 6	MEM A DQ<6>	==	MEM A DQ<6>	26	91 11 6	MEM B DQ<6>	==	MEM B DQ<6>	26
	91 11 6	MEM A DQ<5>	==	MEM A DQ<5>	26	91 11 6	MEM B DQ<5>	==	MEM B DQ<5>	26
	91 11 6	MEM A DQ<4>	==	MEM A DQ<4>	26	91 11 6	MEM B DQ<4>	==	MEM B DQ<4>	26
	91 11 6	MEM A DQ<3>	==	MEM A DQ<7>	26	91 11 6	MEM B DQ<3>	==	MEM B DQ<1>	26
	91 11 6	MEM A DQ<2>	==	MEM A DQ<0>	26	91 11 6	MEM B DQ<2>	==	MEM B DQ<7>	26
	91 11 6	MEM A DQ<1>	==	MEM A DQ<1>	26	91 11 6	MEM B DQ<1>	==	MEM B DQ<2>	26
	91 11 6	MEM A DQ<0>	==	MEM A DQ<2>	26	91 11 6	MEM B DQ<0>	==	MEM B DQ<0>	26
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1				CPU CHANNEL B DQS 1 -> DIMM B DQS 1					
	91 11 6	MEM A DQS N<1>	==	MEM A DQS N<1>	26	91 11 6	MEM B DQS N<1>	==	MEM B DQS N<1>	26
	91 11 6	MEM A DQS P<1>	==	MEM A DQS P<1>	26	91 11 6	MEM B DQS P<1>	==	MEM B DQS P<1>	26
	MEM A DQ<15>				MEM B DQ<15>					
	91 11 6	MEM A DQ<14>	==	MEM A DQ<14>	26	91 11 6	MEM B DQ<14>	==	MEM B DQ<14>	26
	91 11 6	MEM A DQ<13>	==	MEM A DQ<12>	26	91 11 6	MEM B DQ<13>	==	MEM B DQ<13>	26
	91 11 6	MEM A DQ<12>	==	MEM A DQ<13>	26	91 11 6	MEM B DQ<12>	==	MEM B DQ<12>	26
	91 11 6	MEM A DQ<11>	==	MEM A DQ<10>	26	91 11 6	MEM B DQ<11>	==	MEM B DQ<11>	26
	91 11 6	MEM A DQ<10>	==	MEM A DQ<11>	26	91 11 6	MEM B DQ<10>	==	MEM B DQ<10>	26
	91 11 6	MEM A DQ<9>	==	MEM A DQ<9>	26	91 11 6	MEM B DQ<9>	==	MEM B DQ<9>	26
	91 11 6	MEM A DQ<8>	==	MEM A DQ<8>	26	91 11 6	MEM B DQ<8>	==	MEM B DQ<8>	26
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2				CPU CHANNEL B DQS 2 -> DIMM B DQS 2					
	91 11 6	MEM A DQS N<2>	==	MEM A DQS N<2>	26	91 11 6	MEM B DQS N<2>	==	MEM B DQS N<2>	26
	91 11 6	MEM A DQS P<2>	==	MEM A DQS P<2>	26	91 11 6	MEM B DQS P<2>	==	MEM B DQS P<2>	26
	MEM A DQ<23>				MEM B DQ<23>					
	91 11 6	MEM A DQ<22>	==	MEM A DQ<22>	26	91 11 6	MEM B DQ<22>	==	MEM B DQ<22>	26
	91 11 6	MEM A DQ<21>	==	MEM A DQ<17>	26	91 11 6	MEM B DQ<21>	==	MEM B DQ<21>	26
	91 11 6	MEM A DQ<20>	==	MEM A DQ<20>	26	91 11 6	MEM B DQ<20>	==	MEM B DQ<20>	26
	91 11 6	MEM A DQ<19>	==	MEM A DQ<19>	26	91 11 6	MEM B DQ<19>	==	MEM B DQ<19>	26
	91 11 6	MEM A DQ<18>	==	MEM A DQ<18>	26	91 11 6	MEM B DQ<18>	==	MEM B DQ<18>	26
	91 11 6	MEM A DQ<17>	==	MEM A DQ<16>	26	91 11 6	MEM B DQ<17>	==	MEM B DQ<17>	26
	91 11 6	MEM A DQ<16>	==	MEM A DQ<21>	26	91 11 6	MEM B DQ<16>	==	MEM B DQ<16>	26
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3				CPU CHANNEL B DQS 3 -> DIMM B DQS 3					
	91 11 6	MEM A DQS N<3>	==	MEM A DQS N<3>	26	91 11 6	MEM B DQS N<3>	==	MEM B DQS N<3>	26
	91 11 6	MEM A DQS P<3>	==	MEM A DQS P<3>	26	91 11 6	MEM B DQS P<3>	==	MEM B DQS P<3>	26
	MEM A DQ<31>				MEM B DQ<31>					
	91 11 6	MEM A DQ<30>	==	MEM A DQ<30>	26	91 11 6	MEM B DQ<30>	==	MEM B DQ<30>	26
	91 11 6	MEM A DQ<29>	==	MEM A DQ<29>	26	91 11 6	MEM B DQ<29>	==	MEM B DQ<29>	26
	91 11 6	MEM A DQ<28>	==	MEM A DQ<28>	26	91 11 6	MEM B DQ<28>	==	MEM B DQ<28>	26
	91 11 6	MEM A DQ<27>	==	MEM A DQ<27>	26	91 11 6	MEM B DQ<27>	==	MEM B DQ<27>	26
	91 11 6	MEM A DQ<26>	==	MEM A DQ<26>	26	91 11 6	MEM B DQ<26>	==	MEM B DQ<26>	26
	91 11 6	MEM A DQ<25>	==	MEM A DQ<25>	26	91 11 6	MEM B DQ<25>	==	MEM B DQ<25>	26
	91 11 6	MEM A DQ<24>	==	MEM A DQ<24>	26	91 11 6	MEM B DQ<24>	==	MEM B DQ<24>	26
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4				CPU CHANNEL B DQS 4 -> DIMM B DQS 4					
	91 11 6	MEM A DQS N<4>	==	MEM A DQS N<4>	26	91 11 6	MEM B DQS N<4>	==	MEM B DQS N<4>	26
	91 11 6	MEM A DQS P<4>	==	MEM A DQS P<4>	26	91 11 6	MEM B DQS P<4>	==	MEM B DQS P<4>	26
	MEM A DQ<39>				MEM B DQ<39>					
	91 11 6	MEM A DQ<38>	==	MEM A DQ<37>	26	91 11 6	MEM B DQ<38>	==	MEM B DQ<38>	26
	91 11 6	MEM A DQ<37>	==	MEM A DQ<39>	26	91 11 6	MEM B DQ<37>	==	MEM B DQ<37>	26
	91 11 6	MEM A DQ<36>	==	MEM A DQ<33>	26	91 11 6	MEM B DQ<36>	==	MEM B DQ<36>	26
	91 11 6	MEM A DQ<35>	==	MEM A DQ<35>	26	91 11 6	MEM B DQ<35>	==	MEM B DQ<35>	26
	91 11 6	MEM A DQ<34>	==	MEM A DQ<34>	26	91 11 6	MEM B DQ<34>	==	MEM B DQ<34>	26
	91 11 6	MEM A DQ<33>	==	MEM A DQ<32>	26	91 11 6	MEM B DQ<33>	==	MEM B DQ<33>	26
	91 27 26 11 6	MEM A DQ<32>	==	MEM A DQ<32>	26 11 27 26 91	91 27 26 11 6	MEM B DQ<32>	==	MEM B DQ<32>	26 11 27 26 91
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5				CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
	91 11 6	MEM A DQS N<5>	==	MEM A DQS N<5>	26	91 11 6	MEM B DQS N<5>	==	MEM B DQS N<5>	26
	91 11 6	MEM A DQS P<5>	==	MEM A DQS P<5>	26	91 11 6	MEM B DQS P<5>	==	MEM B DQS P<5>	26
	MEM A DQ<47>				MEM B DQ<47>					
	91 11 6	MEM A DQ<46>	==	MEM A DQ<41>	26	91 11 6	MEM B DQ<46>	==	MEM B DQ<46>	26
	91 11 6	MEM A DQ<45>	==	MEM A DQ<43>	26	91 11 6	MEM B DQ<45>	==	MEM B DQ<45>	26
	91 11 6	MEM A DQ<44>	==	MEM A DQ<44>	26	91 11 6	MEM B DQ<44>	==	MEM B DQ<44>	26
	91 11 6	MEM A DQ<43>	==	MEM A DQ<40>	26	91 11 6	MEM B DQ<43>	==	MEM B DQ<43>	26
	91 11 6	MEM A DQ<42>	==	MEM A DQ<46>	26	91 11 6	MEM B DQ<42>	==	MEM B DQ<42>	26
	91 11 6	MEM A DQ<41>	==	MEM A DQ<42>	26	91 11 6	MEM B DQ<41>	==	MEM B DQ<41>	26
	91 11 6	MEM A DQ<40>	==	MEM A DQ<45>	26	91 11 6	MEM B DQ<40>	==	MEM B DQ<40>	26
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6				CPU CHANNEL B DQS 6 -> DIMM B DQS 6					
	91 27 26 11 6	MEM A DQS N<6>	==	MEM A DQS N<6>	26 11 27 26 91	91 27 26 11 6	MEM B DQS N<6>	==	MEM B DQS N<6>	26 11 27 26 91
	91 27 26 11 6	MEM A DQS P<6>	==	MEM A DQS P<6>	26 11 27 26 91	91 27 26 11 6	MEM B DQS P<6>	==	MEM B DQS P<6>	26 11 27 26 91
	MEM A DQ<55>				MEM B DQ<55>					
	91 11 6	MEM A DQ<54>	==	MEM A DQ<54>	26	91 11 6	MEM B DQ<54>	==	MEM B DQ<54>	26
	91 11 6	MEM A DQ<53>	==	MEM A DQ<55>	26	91 11 6	MEM B DQ<53>	==	MEM B DQ<53>	26
	91 11 6	MEM A DQ<52>	==	MEM A DQ<52>	26	91 11 6	MEM B DQ<52>	==	MEM B DQ<52>	26
	91 11 6	MEM A DQ<51>	==	MEM A DQ<51>	26	91 11 6	MEM B DQ<51>	==	MEM B DQ<51>	26
	91 11 6	MEM A DQ<50>	==	MEM A DQ<50>	26	91 11 6	MEM B DQ<50>	==	MEM B DQ<50>	26
	91 11 6	MEM A DQ<49>	==	MEM A DQ<53>	26	91 11 6	MEM B DQ<49>	==	MEM B DQ<49>	26
	91 11 6	MEM A DQ<48>	==	MEM A DQ<48>	26	91 11 6	MEM B DQ<48>	==	MEM B DQ<48>	26
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7				CPU CHANNEL B DQS 7 -> DIMM B DQS 7					
	91 11 6	MEM A DQS N<7>	==	MEM A DQS N<7>	26	91 11 6	MEM B DQS N<7>	==	MEM B DQS N<7>	26
	91 11 6	MEM A DQS P<7>	==	MEM A DQS P<7>	26	91 11 6	MEM B DQS P<7>	==	MEM B DQS P<7>	26
	MEM A DQ<63>				MEM B DQ<63>					
	91 11 6	MEM A DQ<62>	==	MEM A DQ<58>	26	91 11 6	MEM B DQ<62>	==	MEM B DQ<62>	26
	91 11 6	MEM A DQ<61>	==	MEM A DQ<56>	26	91 11 6	MEM B DQ<61>	==	MEM B DQ<61>	26
	91 11 6	MEM A DQ<60>	==	MEM A DQ<61>	26	91 11 6	MEM B DQ<60>	==	MEM B DQ<60>	26
	91 11 6	MEM A DQ<59>	==	MEM A DQ<63>	26	91 11 6	MEM B DQ<59>	==	MEM B DQ<59>	26
	91 11 6	MEM A DQ<58>	==	MEM A DQ<62>	26	91 11 6	MEM B DQ<58>	==	MEM B DQ<58>	26
	91 11 6	MEM A DQ<57>	==	MEM A DQ<57>	26	91 11 6	MEM B DQ<57>	==	MEM B DQ<57>	26
	91 11 6	MEM A DQ<56>	==	MEM A DQ<60>	26	91 11 6	MEM B DQ<56>	==	MEM B DQ<56>	26
	SYNC MASTER=K92 SUMA				SYNC DATE=05/10/2010					
	PAGE TITLE				DDR3 Byte/Bit Swaps					
	Apple Inc.				DRAWING NUMBER				91 27 26 11 6	
	NOTICE OF PROPRIETARY PROPERTY:				REVISION					
	THE INFORMATION CONTAINED HEREIN IS THE				BRANCH					
	PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.				PAGE				30 OF 132	
	I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				SHEET				27 OF 101	
	I NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART									
	IV ALL RIGHTS RESERVED									
	8	7	6	5	4	3	2	1		



# Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_B  
- =PP1V5\_S3\_MEM\_B  
- =PP0V75\_S0\_MEM\_VTT\_B  
- =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C\_S0DIMM\_SCL  
- =I2C\_S0DIMM\_SDA

BOM options provided by this page:

(NONE)

## DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

71 66 29 26 7 6 PP1V5 S3


PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm

PLACE\_NEAR=J3100.75:2.54mm



"Expansion" (bottom) slot


SYNC_MASTER=K92_SUMA		SYNC_DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 101	
IV ALL RIGHTS RESERVED			




The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.  
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.  
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.

P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L  
MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L  
MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC\_MASTER=K18\_MLB

SYNC\_DATE=04/27/2010

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH


PAGE

SHEET

32 OF 132

29 OF 101





Page Notes

Power aliases required by this page:  
- =PP3V3\_S3\_VREFMRGN  
- =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
- =I2C\_VREFDACS\_SCL  
- =I2C\_VREFDACS\_SDA  
- =I2C\_PCA9557D\_SCL  
- =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
VREFMRGN - Stuffs VREF Margining Circuitry.  
VREFMRGN\_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K18 MLB

SYNC DATE=04/27/2010

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER

33 OF 132

SIZE

30 OF 101






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 008M, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

Supervisor & CLKFREG # Isolation  
Delay = 60 ms +/- 20%

SYNC MASTER=K91 MARY		SYNC DATE=10/08/2010	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	34 OF 132
		SHEET	31 OF 101



D

C

B

A

D


C

B


A

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO LATCH CIRCUIT



SD CARD CONNECTOR



516-0225

CRITICAL

J3500

SD-CARD-K19-K24

F-RT-TH

3

6

5

2

7

8

9

10

11

12

13

14

15

16

4

17

18

19

20

VSS

VSS

CLK

CMD

DAT0 (CARD INSERTED = OPEN)

DAT1 CAESAR-IV CARD DETECT IS PROGRAMMABLE, BUT A SILICON BUG

DAT2 MAKES THE ACTIVE-HIGH CASE UNUSABLE.

CD/DAT3

DAT4

DAT5

DAT6

DAT7

CARD\_DETECT\_SW

CARD\_DETECT\_GND

WRITE\_PROTECT\_SW

VDD

SHLD\_PIN

SHLD\_PIN

SHLD\_PIN

SHLD\_PIN

SDCARD

DATE=10/08/2010

SD READER CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE

PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

35 OF 132

32 OF 101







D  
  
  
C  
  
  
B  
  
  
A


D  
  
  
C  
  
  
B  
  
  
A

8 7 6 5 4 3 2 1


35 7 PP1V05 T29  
2100 mA (Single Port)  
2250 mA (Dual Port)  
EDP: 3000 mA

PP3V3 T29 7 16 19 25 33 35 87  
135 mA (Single-Port)  
152 mA (Dual-Port)  
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29 REF		SYNC DATE=10/12/2010	
PAGE TITLE			
T29 Host ( 2 of 2 )			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	37 OF 132
		SHEET	34 OF 101

8 7 6 5 4 3 2 1



## D


C

B

A

**WWW.AliSaler.Com**





BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR\_DISABLE below.  
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2\_S3\_ENET\_PHY.  
If enabled: VDD/VDDP connect to =PP3V3\_S3\_ENET\_PHY (add bypassing), LX connects to inductor.  
Special Star routing needed on these pins. Decoupling on Pg 37.

PP1V2 ENET  
???mA (1000base-T, Caesar V)


LR\_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O.  
Connect only to U3900 pin 20.

No MS (Memory Stick) Insert feature needed.  
Control signal to light LED or control SD bus power.  
SR\_DISABLE must be pulled down to use internal SR. IPD has a race condition.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation.  
(Required ROM size TBD)

NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.  
NOTE: ENETM requires SI pull-down instead of SO.

SYNC MASTER=K91 ERIC		SYNC DATE=10/11/2010	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Page Notes

Power aliases required by this page:  
(NONE)


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



PAGE TITLE		PAGE TITLE	
Ethernet Connector		Ethernet Connector	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
D		D	
REVISION		REVISION	
BRANCH		BRANCH	
PAGE		PAGE	
40 OF 132		40 OF 132	
SHEET		SHEET	
37 OF 101		37 OF 101	







## A

A

AA



## A

---

1394b implementation based on Apple  
FireWire Design Guide (FWDG 0.6, 5/



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


## D




## B



GND\_VVOID=TRUE  
C4518 1 | 2 SATA\_HDD\_D2B\_P MM 76 92  
0.01UF 10% 16V CERM 402  
GND\_VVOID=TRUE  
C4517 1 | 2 SATA\_HDD\_D2B\_N MM 76 92  
0.01UF 10% 16V CERM 402  
GND\_VVOID=TRUE  
C4513 1 | 2 SATA\_HDD\_R2D\_C\_N IN 76 92  
0.01UF 10% 16V CERM 402  
C4512 1 | 2 SATA\_HDD\_R2D\_C\_P IN 76 92  
0.01UF 10% 16V CERM 402  
GND\_VVOID=TRUE  
SMRUIS\_PCH\_CLK IN 16 23 26 28 30 47 61 88 93  
SMRUIS\_PCH\_DATA BI 16 23 26 28 30 47 61 88 93

SYNC MASTER=K91 ERIC PAGE 1 OF 1		SYNC DATE=11/08/2010	
<h1>SATA/IR/SIL Connectors</h1>			
 Apple Inc.		DRAWING NUMBER	SIZE D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH          PAGE 45 OF 132          SHEET 41 OF 101	






USB Port Power Switch

Left USB Port A

Current limit per port (R4600): 2.18A min / 2.63A max

USB/SMC Debug Mux

Left USB Port B

SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE		External USB Connectors	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 132
		SHEET	42 OF 101



8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

IR SUPPORT

PP5V\_S3

C4801  
0.1UF  
105  
50V  
X7R-CERM  
402

U4800  
CY7C63803-LQXC  
QFN

USB\_IR\_P  
DIFFERENTIAL\_PAIR=USB2\_IR\_P  
USB\_IR\_N  
DIFFERENTIAL\_PAIR=USB2\_IR\_N

IR VREF FILTER

C4803  
1UF  
105  
50V  
X5C-1

CRITICAL  
OMIT  
P/N 338S0633

IR RX OUT RC

R4800  
100  
5%  
1/16W  
MF-1F  
402

C4804  
0.001UF  
105  
50V  
CERM  
402

IR RX OUT

41

SYNC MASTER=K18\_MLB SYNC DATE=04/27/2010


Front Flex Support

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


DRAWING NUMBER  
REVISION  
BRANCH  
PAGE  
SHEET

48 OF 132  
43 OF 101







SYNC MASTER=K91 BEN		SYNC DATE=07/12/2010	
PAGE TITLE		SMC	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	49 OF 132
		SHEET	44 OF 101



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





## C



## B



## A



TO CPU

67 **100pF** CPU PROCHOT L

**R5062** 3.3K 2 CPU PRO

1 3 2

16W MF-LP 402

**CRITICAL**

6 D

Q5059 SSM6N15FEAPE SOT563

1 S 2

SMC PROCHOT L

19 **100pF** PM THRMTRIP L R

**CRITICAL**


3 D

Q5059 SSM6N15FEAPE SOT563


1 S 4

SMC THRMTRIP L R




SYNC MASTER-K91 BEN		SYNC DATE=07/12/2010	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	SIZE D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	50 OF 132
		SHEET	45 OF 101














PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	4	RES, 080M, 0402	C5308, C5327, C5367, C5377		ISNS_ON:NO

SYNC MASTER=K91 DINESH

SYNC DATE=08/16/2010

Voltage & Load Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

53 OF 132


SIZE


48 OF 101











SYNC MASTER=K91 DINESH		SYNC DATE=09/22/2010		
PAGE TITLE				
Thermal Sensors				
 Apple Inc.	DRAWING NUMBER		SIZE	
	REVISION		D	
	BRANCH			
	PAGE		55 OF 132	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET	
			50 OF 101	





SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	56 OF 132
		SHEET	51 OF 101



## PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

## Keyboard Connector

## SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSOC power to isolate when PSOC is not powered.

PAGE TITLE		SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
WELLSPRING 1		DRAWING NUMBER		SIZE	
Apple Inc.		REVISION		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		PAGE	
				57 OF 132	
		SHEET		52 OF 101	

B

A

B

A

A


A




## BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:


- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED



## IPD Flex Connector




## Keyboard Backlight Driver & Detection



To detect Keyboard backlight, SMC will tristate and read SMC\_SYS\_KBDLED:  
If LOW, keyboard backlight present  
If HIGH, keyboard backlight not present  
R5853 always stuffed, R5854 only grounded when KB BL flex connected.

## Keyboard Backlight Connector



SYNC MASTER=K91.ERIC		SYNC DATE=07/14/2010	
PAGE TITLE		WELLSPRING 2	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B


A


D

C


B

A




SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2010	
PAGE TITLE			
Digital Accelerometer			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	59 OF 132
		SHEET	54 OF 101











8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
NET RIN = 18K OHMS  
FC = 8 HZ  
VIN = 2VRMS, CODEC VIN = 1.14 VRMS

CRITICAL  
C6300  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI L  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

R6300  
7.87K  
1%  
1/16W  
MF-LF  
402

AUD LI L DIV  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

R6301  
21.5K  
1%  
1/16W  
MF-LF  
402

NOSTUFF  
C6301  
820PF  
10%  
50V  
CERM  
402

AUD LI P L  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

CRITICAL  
C6302  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI GND  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

R6303  
10  
1%  
1/16W  
MF-LF  
402

GND AUDIO CODEC

AUD LI REF  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

NOSTUFF  
C6304  
820PF  
10%  
50V  
CERM  
402

AUD LI R  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

R6306  
7.87K  
1%  
1/16W  
MF-LF  
402

AUD LI R DIV  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

R6305  
21.5K  
1%  
1/16W  
MF-LF  
402

CRITICAL  
C6303  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI P R  
MIN LINE WIDTH=.1MM  
MIN\_NECK\_WIDTH=.1MM

SYNC MASTER=K91 AUDIO SYNC DATE=07/12/2010

PAGE TITLE

AUDIO: LINE INPUT FILTER

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
REVISION  
BRANCH  
PAGE  
SHEET

63 OF 132  
57 OF 101

D

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
NET RIN = 18K OHMS  
FC = 8 HZ  
VIN = 2VRMS, CODEC VIN = 1.14 VRMS

CRITICAL  
C6300  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI L  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6300  
7.87K  
1%  
1/16W  
MF-LF  
402

AUD LI L DIV  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6301  
21.5K  
1%  
1/16W  
MF-LF  
402

NOSTUFF  
C6301  
820PF  
10%  
50V  
CERM  
402

AUD LI P L  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

CRITICAL  
C6302  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI GND  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6303  
10  
1%  
1/16W  
MF-LF  
402

GND AUDIO CODEC

AUD LI REF  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

CRITICAL  
C6304  
820PF  
10%  
50V  
CERM  
402

AUD LI R  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6306  
7.87K  
1%  
1/16W  
MF-LF  
402

AUD LI R DIV  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6305  
21.5K  
1%  
1/16W  
MF-LF  
402

NOSTUFF  
C6303  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI P R  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

SYNC MASTER=K91 AUDIO SYNC DATE=07/12/2010

PAGE TITLE

AUDIO: LINE INPUT FILTER


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
REVISION  
BRANCH  
PAGE  
SHEET

63 OF 132  
57 OF 101

D



8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS  
NET RIN = 18K OHMS  
FC = 8 HZ  
VIN = 2VRMS, CODEC VIN = 1.14 VRMS

AUD LI L  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6300  
7.87K  
1%  
1/16W  
MF-LF  
402

AUD LI L DIV  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6301  
21.5K  
1%  
1/16W  
MF-LF  
402

C6301  
820PF  
50V  
CERM  
402

CRITICAL  
C6300  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI P L  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

AUD LI GND  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6303  
10  
1%  
1/16W  
MF-LF  
402

GND AUDIO CODEC

AUD LI REF  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

CRITICAL  
C6302  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

R6305  
21.5K  
1%  
1/16W  
MF-LF  
402

C6304  
820PF  
50V  
CERM  
402

CRITICAL  
C6303  
3.3UF  
10%  
16V  
TANT  
SMA-HF1

AUD LI R  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

R6306  
7.87K  
1%  
1/16W  
MF-LF  
402

AUD LI R DIV  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

AUD LI P R  
MIN LINE WIDTH=.1MM  
MIN NECK WIDTH=.1MM

SYNC MASTER=K91 AUDIO SYNC DATE=07/12/2010

PAGE TITLE

AUDIO: LINE INPUT FILTER

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
REVISION  
BRANCH  
PAGE  
SHEET


63 OF 132  
57 OF 101

D










SYNC MASTER=K91\_AUDIO

SYNC DATE=07/12/2010

AUDIO: SPEAKER AMP

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE

D

66 OF 132

59 OF 101






MIC CONNECTOR  
Dual DMIC removed.Added single analog mic like K18.  
Sept 21st 2010

Place this in place of DMIC connector J6780

SYNC MASTER=K91 AUDIO		SYNC DATE=09/30/2010	
PAGE TITLE		AUDIO: JACKS	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	67 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3

PORT B LEFT(HEADSET MIC)  
HP=80HZ, LP=8.82KHZ

CRITICAL  
L6880  
FERR-1000-OHM  
MIN LINE WIDTH=0.1MM  
MIN NECK WIDTH=0.1MM  
VOLTAGE=3.3V  
PP3V3 S0 HS RX  
CSP MIKEY  
APN:353S2640

PORT A DETECT (HEADPHONES) PORT B DETECT(SPDIF DELEGATE)

PORT B RIGHT(BUILT-IN MIC)

PORT C DETECT (LINE-IN)

SYNC MASTER=K91 AUDIO

SYNC DATE=09/21/2010

AUDIO: JACK TRANSLATORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE


SHEET

68 OF 132

61 OF 101




MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER\_SENSE when AC is connected.

BIL CONNECTOR




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




BATTERY CONNECTOR



SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE		DC-In & Battery Connectors	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	69 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	62 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=K91 CHANG

SYNC DATE=07/20/2010

PAGE TITLE

PBus Supply & Battery Charger

 Apple Inc.

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

70 OF 132

SHEET

63 OF 101

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED











PAGE TITLE		PAGE NUMBER	
5V / 3.3V Power Supply		72 OF 132	
Apple Inc.		72 OF 132	
NOTICE OF PROPRIETARY PROPERTY:		72 OF 132	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		72 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		72 OF 132	
II NOT TO REPRODUCE OR COPY IT		72 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 132	
IV ALL RIGHTS RESERVED		72 OF 132	







SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.	DRAWING NUMBER		SIZE
			D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		73 OF 132	
SHEET		66 OF 101	











SYNC MASTER=K91 ERIC		SYNC DATE=09/22/2010	
PAGE TITLE			
CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
 Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	75 OF 132
		SHEET	68 OF 101



CPU VCCIO (1.05V S0) Regulator




OCF = R7641 x 8.5uA / R7640  
OCF = 25.6A  
Vout = 0.5V \* (1 + Ra / Rb)

SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	76 OF 132
		SHEET	69 OF 101




## 1.8V S0 Regulator




$$V_{out} = 0.8V * (1 + R_a / R_b)$$

## 1.05V SUS LDO

Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




### 1.5V S0 Regulator





$$V_{out} = 0.8V * (1 + R_a / R_b)$$

## CAESAR IV 1.2V INT.VR CMPTS



### 1.2V S0 (GMUX) Regulator




SYNC MASTER-K91 ERIC		SYNC DATE=11/01/2010	
PAGE TITLE			
Misc Power Supplies			
		DRAWING NUMBER	SIZE
Apple Inc.			D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 132	
I NOT TO REPRODUCE OR COPY IT		SHEET	
I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		70 OF 101	
I ALL RIGHTS RESERVED			















SYNC MASTER=K92 SUMA

SYNC DATE=06/15/2010

Whistler PCI-E

 Apple Inc.

DRAWING NUMBER  
D

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


REVISION

BRANCH


PAGE  
80 OF 132

SHEET  
73 OF 101









Page Notes

Power aliases required by this page:

- PPIV5SRIV35\_FB\_CAL
- PPIV5SRIV35\_FB\_REF

Signal aliases required by this page:


- (NONE)

BOM options provided by this page:

- (NONE)

SYNC MASTER=K92.MLB		SYNC DATE=08/03/2010	
PAGE TITLE			
Whistler FRAME BUFFER I/F			
DRAWING NUMBER		SIZE	
D		D	
REVISION		BRANCH	
PAGE		82 OF 132	
SHEET		75 OF 101	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:  
- =PP1V5\_S0GPU\_ISNS

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
GPU:WHISTLER is the BOM option called out on all Rs and Cs on this page


U8400  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C  
(1 OF 2)  
OMIT

GPU:WHISTLER is the BOM option called out on ALL Rs and Cs on this page!

U8450  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C  
(1 OF 2)  
OMIT

SYNC MASTER=K92_MLB		SYNC DATE=08/19/2010	
GDDR5 Frame Buffer A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	84 OF 132
		SHEET	76 OF 101





Page Notes

Power aliases required by this page:

- PP1V5 S0GPU ISNS

Signal aliases required by this page:

(NONE)

BOM options provided by this page:


(NONE)

U8500  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C  
(1 OF 2)  
OMIT

U8500  
32MX32-1.25GHZ-MFL  
BGA  
H5GQ1H24AFR-T2C  
(1 OF 2)  
OMIT

SYNC MASTER=K92 MLB		SYNC DATE=08/19/2010	
GDDR5 Frame Buffer B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		85 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		77 OF 101	





VRAM BOM OPTION TABLE

	VRAM_DVP0 (STUFF R8613?)	VRAM_DVP1 (STUFF R8612?)	VRAM_DVP2 (STUFF R8611?)
K92 SAMSUNG 1G	NO	NO	YES
K92 HYNIX 1G	YES	NO	YES
K91F SAMSUNG 512M	NO	NO	NO
K91F HYNIX 512M	NO	YES	NO
K91F SAMSUNG 1G	YES	NO	NO
K91F HYNIX 1G	YES	YES	NO

NOTE: AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

K92 Samsung 1G - NOSTUFF R8613, NOSTUFF R8612, STUFF R8611  
K92 Hynix 1G - STUFF R8613, NOSTUFF R8612, STUFF R8611

K91FSamsung 512M - NOSTUFF R8613, NOSTUFF R8612, NOSTUFF R8611  
K91FHynix 512M - NOSTUFF R8613, STUFF R8612, NOSTUFF R8611  
K91FSamsung 1G - STUFF R8613, NOSTUFF R8612, NOSTUFF R8611  
K91FHynix 1G - STUFF R8613, STUFF R8612, NOSTUFF R8611

NO STRAP CHANGES ARE REQUIRED FOR SEYMOUR BASED SYSTEMS

Page Notes

Power aliases required by this page:

- PP3V3\_GPU\_I2C
- PP1V8\_GPU\_VREF
- PP1V8\_GPU\_DPLL
- PP1V0\_GPU\_DPLL
- PP1V0\_GPU\_TS

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

SYNC MASTER=K92 MLB SYNC DATE=12/01/2010

Whistler LVDS/DP/GPIO

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
- IV ALL RIGHTS RESERVED


DRAWING NUMBER: 86 OF 132

REVISION: 78 OF 101









Page Notes	
Power aliases required by this page:	
- PP1V8_GPU_DP_AB	
- PP1V8_GPU_DP_CD	
- PP1V8_GPU_DP_EF	
- PP1V0_GPU_DP_AB	
- PP1V0_GPU_DP_CD	
- PP1V0_GPU_DP_EF	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

AB39	PCIE_VSS_AB39	GND_A3	A3
E39	PCIE_VSS_E39	GND_A37	A37
F34	PCIE_VSS_F34	GND_AA2	AA2
F39	PCIE_VSS_F39	GND_AA6	AA6
G33	PCIE_VSS_G33	GND_AA16	AA16
G34	PCIE_VSS_G34	GND_AA18	AA18
H31	PCIE_VSS_H31	GND_AA21	AA21
H34	PCIE_VSS_H34	GND_AA23	AA23
H39	PCIE_VSS_H39	GND_AA26	AA26
J31	PCIE_VSS_J31	GND_AA28	AA28
J34	PCIE_VSS_J34	GND_AB12	AB12
K31	PCIE_VSS_K31	GND_AB15	AB15
K34	PCIE_VSS_K34	GND_AB17	AB17
K39	PCIE_VSS_K39	GND_AB20	AB20
L31	PCIE_VSS_L31	GND_AB22	AB22
L34	PCIE_VSS_L34	GND_AB24	AB24
M34	PCIE_VSS_M34	GND_AB27	AB27
M39	PCIE_VSS_M39	GND_AC2	AC2
N31	PCIE_VSS_N31	GND_AC6	AC6
N34	PCIE_VSS_N34	GND_AC11	AC11
P31	PCIE_VSS_P31	GND_AC13	AC13
P34	PCIE_VSS_P34	GND_AC16	AC16
P39	PCIE_VSS_P39	GND_AC18	AC18
R34	PCIE_VSS_R34	GND_AC21	AC21
T31	PCIE_VSS_T31	GND_AC23	AC23
T34	PCIE_VSS_T34	GND_AC26	AC26
T39	PCIE_VSS_T39	GND_AC28	AC28
U31	PCIE_VSS_U31	GND_AD9	AD9
U34	PCIE_VSS_U34	GND_AD15	AD15
V39	PCIE_VSS_V39	GND_AD17	AD17
W31	PCIE_VSS_W31	GND_AD20	AD20
W34	PCIE_VSS_W34	GND_AD22	AD22
Y34	PCIE_VSS_Y34	GND_AD27	AD27
Y39	PCIE_VSS_Y39	GND_AE2	AE2
A39	VSS_MECH_A39	GND_AE6	AE6
AW1	VSS_MECH_AW1	GND_AF10	AF10
AW39	VSS_MECH_AW39	GND_AF16	AF16
		GND_AF18	AF18

AF21	GND_AF21	U8000	GND_F31	F31
AG2	GND_AG2	(9 OF 9)	GND_F33	F33
AG6	GND_AG6	WHISTLER	GND_G2	G2
AG9	GND_AG9	40NM-ES	GND_G6	G6
AG17	GND_AG17	OMIT	GND_H9	H9
AG20	GND_AG20		GND_J2	J2
AG22	GND_AG22		GND_J6	J6
AH21	GND_AH21		GND_J8	J8
AJ2	GND_AJ2		GND_J27	J27
AJ6	GND_AJ6		GND_K7	K7
AJ10	GND_AJ10		GND_K14	K14
AJ11	GND_AJ11		GND_L2	L2
AJ28	GND_AJ28		GND_L6	L6
AK7	GND_AK7		GND_L11	L11
AK11	GND_AK11		GND_L17	L17
AK31	GND_AK31		GND_L22	L22
AL2	GND_AL2		GND_L24	L24
AL6	GND_AL6		GND_M17	M17
AL8	GND_AL8		GND_M22	M22
AL11	GND_AL11		GND_M24	M24
AL14	GND_AL14		GND_N2	N2
AL17	GND_AL17		GND_N6	N6
AL20	GND_AL20		GND_N16	N16
AL23	GND_AL23		GND_N18	N18
AL26	GND_AL26		GND_N21	N21
AL32	GND_AL32		GND_N23	N23
AM9	GND_AM9		GND_N26	N26
AM11	GND_AM11		GND_R2	R2
AM31	GND_AM31		GND_R6	R6
AN2	GND_AN2		GND_R15	R15
AN6	GND_AN6		GND_R17	R17
AN8	GND_AN8		GND_R20	R20
AN11	GND_AN11		GND_R22	R22
AN30	GND_AN30		GND_R24	R24
AP7	GND_AP7		GND_R27	R27
AP9	GND_AP9		GND_T11	T11
AP11	GND_AP11		GND_T13	T13
AR5	GND_AR5		GND_T16	T16
B7	GND_B7		GND_T18	T18
B9	GND_B9		GND_T21	T21
B11	GND_B11		GND_T23	T23
B13	GND_B13		GND_T26	T26
B15	GND_B15		GND_U2	U2
B17	GND_B17		GND_U6	U6
B19	GND_B19		NC/GND	U13
B21	GND_B21		GND_U15	U15
B23	GND_B23		GND_U17	U17
B25	GND_B25		GND_U20	U20
B27	GND_B27		GND_U22	U22
B29	GND_B29		GND_U24	U24
B31	GND_B31		GND_U27	U27
B33	GND_B33		GND_V11	V11
C1	GND_C1		NC/GND	V13
C39	GND_C39		GND_V16	V16
E5	GND_E5		GND_V18	V18
E35	GND_E35		GND_V21	V21
F7	GND_F7		GND_V23	V23
F9	GND_F9		GND_V26	V26
F11	GND_F11		GND_W2	W2
F13	GND_F13		GND_W6	W6
F15	GND_F15		GND_Y15	Y15
F17	GND_F17		GND_Y17	Y17
F19	GND_F19		GND_Y20	Y20
F21	GND_F21		GND_Y22	Y22
F23	GND_F23		GND_Y24	Y24
F25	GND_F25		GND_Y27	Y27
F27	GND_F27		GND_PX_EN	AL21
F29	GND_F29			

SYNC MASTER=K92 SUMA

SYNC DATE=06/15/2010

Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH


PAGE

SHEET

88 OF 132

80 OF 101






VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

BOM_GROUP	BOM_OPTIONS
GPUVID_1P11V	GPUVID4_0,GPUVID3_0,GPUVID2_1,GPUVID1_1,GPUVID0_1


VIMON =  $31 \times I_o \times R_{sns} \times (1 + R_{is2}/R_{is1})$   
 In K9x, the equation will be:  
 VIMON =  $31 \times I_o \times R_{8940} \times (1 + R_{8902}/R_{8901})$   
 VIMON =  $31 \times I_o \times 1m\Omega \times 2.074 = I_o \times 64.29 \text{ mV/A}$

SYNC MASTER=K91 ERIC		SYNC DATE=12/21/2010	
PAGE 1 OF 1			
GPU (Whistler)		CORE SUPPLY	
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	89 OF 132
		SHEET	81 OF 101




D  
C  
B  
A

D  
C  
B  
A




518S0651

SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
LVDS Display Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
BRANCH		PAGE	90 OF 132
		SHEET	82 OF 101




# LVDS Transmitter Termination


All emulated LVDS outputs require this termination




# DP AUX, DDC, & HPD muxing to IG/EG



# LVDS DDC MUX




# T29/DP HOT PLUG IN



SYNC MASTER=K92 MLB		SYNC DATE=11/21/2010	
PAGE TITLE		Muxed Graphics Support	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	92 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	83 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
















SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
1V0 GPU / 1V5 FB Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	95 OF 132
		SHEET	86 OF 101










PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	1	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.0402	R9717, R9718, R9719		BKLT:ENG
103S0198	1	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.0402	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K901 KIRASVNC DATE=06/25/2010

LCD Backlight Driver

 Apple Inc.

DRAWING NUMBER  
SIZE  
D

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

REVISION  
BRANCH  
PAGE  
97 OF 132  
SHEET  
88 OF 101



D

C

B

A

D


C

B


A

GPU Rail Sequencing


Whistler GPU requires rails to come up in the following order:  
1) GPU\_3.3V  
2) GPUVcore  
3) GPU\_1.0V  
4) GPU\_1.8V/GDDR5 1.5/1.35V




PCH S0 PWRGD




EXT GPU PWRGD Pullup



Unused PGOOD signal



SYNC MASTER=K91 MARY		SYNC DATE=08/03/2010	
PAGE TITLE		Power Sequencing EG/PCH S0	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
		99 OF 132	89 OF 101



8	7	6	5	4	3	2	1																																																								
CPU Signal Constraints				CPU Net Properties																																																											
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>CPU_50S</td><td>*</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>CPU_27P4S</td><td>*</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>=27P4_OHM_SE</td><td>7 MIL</td><td>7 MIL</td></tr></table>				PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD	CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_AGTL</td><td>*</td><td>=STANDARD</td><td>?</td></tr><tr><td>CPU_8MIL</td><td>*</td><td>8 MIL</td><td>?</td></tr><tr><td>CPU_COMP</td><td>*</td><td>20 MIL</td><td>?</td></tr><tr><td>CPU_ITP</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr><tr><td>CPU_VCCSENSE</td><td>*</td><td>25 MIL</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_AGTL	*	=STANDARD	?	CPU_8MIL	*	8 MIL	?	CPU_COMP	*	20 MIL	?	CPU_ITP	*	=2:1_SPACING	?	CPU_VCCSENSE	*	25 MIL	?
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																								
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD																																																								
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																								
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL																																																								
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																												
CPU_AGTL	*	=STANDARD	?																																																												
CPU_8MIL	*	8 MIL	?																																																												
CPU_COMP	*	20 MIL	?																																																												
CPU_ITP	*	=2:1_SPACING	?																																																												
CPU_VCCSENSE	*	25 MIL	?																																																												
NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.				<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>CPU_AGTL</td><td>TOP,BOTTOM</td><td>=2x_DIELECTRIC</td><td>?</td></tr><tr><td>CPU_VID</td><td>*</td><td>0.457 MM</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?	CPU_VID	*	0.457 MM	?																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																												
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?																																																												
CPU_VID	*	0.457 MM	?																																																												
Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance. SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8																																																															
PCI-Express																																																															
<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>PCIE_85D</td><td>*</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td><td>=85_OHM_DIFF</td></tr><tr><td>CLK_PCIE_90D</td><td>*</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr></table>				PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	<table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>PCIE</td><td>*</td><td>=3X_DIELECTRIC</td><td>?</td></tr><tr><td>CLK_PCIE</td><td>*</td><td>20 MIL</td><td>?</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	PCIE	*	=3X_DIELECTRIC	?	CLK_PCIE	*	20 MIL	?																				
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																								
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF																																																								
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																								
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																												
PCIE	*	=3X_DIELECTRIC	?																																																												
CLK_PCIE	*	20 MIL	?																																																												











## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

## PCH Net Properties

		NET_TYPE			
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING		
	LPC_AD	LPC 50S	LPC	LPC AD<3..0>	6 16 44 46 87
	LPC_FRAME_L	LPC 50S	LPC	LPC FRAME_L	6 16 44 46 87
	LPC_RESET_L	LPC 50S	LPC	LPCPLUS RESET_L	6 25 46 87
	PCH_LPC_CLK0	CLK LPC 50S	CLK LPC	LPC CLK33M SMC R	18 25
		CLK LPC 50S	CLK LPC	LPC CLK33M SMC	25 44
		CLK LPC 50S	CLK LPC	LPC CLK33M LPCPLUS	6 25 46
	SMBUS_PCH_CLK	SMB 50S	SMB	SMBUS_PCH_CLK	16 23 26 28 30 41 47 61 88
	SMBUS_PCH_DATA	SMB 50S	SMB	SMBUS_PCH_DATA	16 23 26 28 30 41 47 61 88
	SMBUS_PCH_0_CLK	SMB 50S	SMB	SML_PCH_0_CLK	16 47
	SMBUS_PCH_0_DATA	SMB 50S	SMB	SML_PCH_0_DATA	16 47
	SMBUS_PCH_1_CLK	SMB 50S	SMB	SML_PCH_1_CLK	16 47
	SMBUS_PCH_1_DATA	SMB 50S	SMB	SML_PCH_1_DATA	16 47
	HDA_BIT_CLK	HDA 50S	HDA	HDA_BIT_CLK	16 56
		HDA 50S	HDA	HDA_BIT_CLK_R	16
	HDA_SYNC	HDA 50S	HDA	HDA_SYNC	16 56
		HDA 50S	HDA	HDA_SYNC_R	16
	HDA_RST_L	HDA 50S	HDA	HDA_RST_R_L	16
		HDA 50S	HDA	HDA_RST_L	16 56
	HDA_SDINO	HDA 50S	HDA	HDA_SDINO	16 56
		HDA 50S	HDA	AUD_SDI_R	56
	HDA_SDOUT	HDA 50S	HDA	HDA_SDOUT	16 56
		HDA 50S	HDA	HDA_SDOUT_R	16

	SPI_CLK	SPI_55S	SPT	SPI_CLK R	16 46
		SPT_55S	SPT	SPI_CLK	46
	SPT_MOSI	SPT_55S	SPT	SPT_MOSI R	16 46
		SPT_55S	SPT	SPT_MOSI	46
	SPT_MISO	SPT_55S	SPT	SPT_MISO	16 46
	SPT_CS0	SPT_55S	SPT	SPT_CS0 R L	16 46
		SPT_55S	SPT	SPT_CS0 L	46

□		PCIE_85D	PCIE	PCIE_ENET R2D_P	36
□		PCIE_85D	PCIE	PCIE_ENET R2D_N	36
□	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET R2D_C_P	36 36
□		PCIE_85D	PCIE	PCIE_ENET R2D_C_N	36 36
□	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET D2R_P	36 36
□		PCIE_85D	PCIE	PCIE_ENET D2R_N	36 36
□		PCIE_85D	PCIE	PCIE_ENET D2R_C_P	36 36
□		PCIE_85D	PCIE	PCIE_ENET D2R_C_N	36 36


	PCIE_85D	PCIE	PCIE AP R2D P	6 31
	PCIE_85D	PCIE	PCIE AP R2D N	6 31
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE AP R2D C P	16 31
	PCIE_85D	PCIE	PCIE AP R2D C N	16 31
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE AP D2R P	6 16
	PCIE_85D	PCIE	PCIE AP D2R N	6 16

		PCIE_85D	PCIE	PCIE_FW_R2D_P	38
		PCIE_85D	PCIE	PCIE_FW_R2D_N	39
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	16 38
		PCIE_85D	PCIE	PCIE_FW_R2D_C_N	16 39
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	16 38
		PCIE_85D	PCIE	PCIE_FW_D2R_N	16 39
		PCIE_85D	PCIE	PCIE_FW_D2R_C_P	38
		PCIE_85D	PCIE	PCIE_FW_D2R_C_N	39

100		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16
101		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16
102	PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	16 33
103		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N	16 33
104		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16 33
105		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16
106		CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16
107		CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16
108	CPH1_50S	CLK_PCIE	CLK_PCIE	PCH_CLK14P3M_REFCLK	16
109	CPH1_50S	CLK_PCIE	CLK_PCIE	PCH_CLK33M_PCIIN	16 36

	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M P	16 73
				PEG_CLK100M N	16 73
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M ENET P	16 76
				PCIE_CLK100M ENET N	16 76
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M AP P	16 31
				PCIE_CLK100M AP N	16 31
	PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M FW P	16 38
				PCIE_CLK100M FW N	16 38
	PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M EXCARD P	8 8
				NC_PCIE_CLK100M EXCARD N	8 8

PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D C P<3..0>	0 3
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D C N<3..0>	0 3
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D P<3..0>	31
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE T29 R2D N<3..0>	31
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R P<3..0>	0 3
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R N<3..0>	0 3
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R C P<3..0>	31
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE T29 D2R C N<3..0>	31

SYNC MASTER=K92 MLB		SYNC DATE=08/09/2010	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.	DRAWING NUMBER	SIZE	
		D	
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I NOT TO REPRODUCE OR COPY IT		103 OF 132	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		93 OF 101	







## DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

## T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

## T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

## T29/DP Connector Signal Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

## T29 IC Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
□□□□		DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>	6 33 78
		DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>	6 33 78
	DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>	6 33
	DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>	6 33
		DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P	6 33 78
□□□□		DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N	6 33 78
	DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P	6 33
	DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N	6 33
		DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>	6 33 78
		DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>	6 33 78
□□□□	DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>	6 33
	DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>	6 33
		DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P	6 33 78
		DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N	6 33 78
	DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P	6 33
□□□□	DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N	6 33
		DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>	
		DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>	
		DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P	
		DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N	
□□	T29_I2C_55S	T29_I2C	I2C T29_SCL	33 47 84	
	T29_I2C_55S	T29_I2C	I2C T29_SDA	33 47 84	
□□□□	T29_SPT_CLK	T29_SPT_55S	T29_SPT	T29 SPI_CLK	33
	T29_SPT_MOSI	T29_SPT_55S	T29_SPT	T29 SPI_MOSI	33
	T29_SPT_MISO	T29_SPT_55S	T29_SPT	T29 SPI_MISO	33
	T29_SPT_CS_L	T29_SPT_55S	T29_SPT	T29 SPI_CS_L	33
□□□□	T29DP_80D	T29DP	T29 R2D C P<3..0>	6 33 84	
	T29DP_80D	T29DP	T29 R2D C N<3..0>	6 33 84	
	T29DP_100D	T29DP	T29 D2R P<3..0>	6 33 84	
	T29DP_100D	T29DP	T29 D2R N<3..0>	6 33 84	

Only used on hosts supporting T29 video-in

## T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>
	T29DP_80D	T29DP	T29 R2D C F P<1..0>
	T29DP_80D	T29DP	T29 R2D C F N<1..0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C P<0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C N<0>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C P<1>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C N<1>
	T29DP_100D	T29DP	T29DPA D2R1 AUXCH P
	T29DP_100D	T29DP	T29DPA D2R1 AUXCH N
	T29DP_80D	T29DP	DP SDRVA ML C P<3..0>
	T29DP_80D	T29DP	DP SDRVA ML C N<3..0>
	T29DP_80D	T29DP	DP SDRVA ML R P<3..0>
	T29DP_80D	T29DP	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
	T29DP_80D	T29DP	DP SDRVA AUXCH C P
	T29DP_80D	T29DP	DP SDRVA AUXCH C N
	T29DP_80D	T29DP	T29DPA ML P<3..0>
	T29DP_80D	T29DP	T29DPA ML N<3..0>
	T29DP_80D	T29DP	T29DPA ML C P<3..0>
	T29DP_80D	T29DP	T29DPA ML C N<3..0>
	T29DP_80D	T29DP	DP A EXT AUXCH P
	T29DP_80D	T29DP	DP A EXT AUXCH N
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>
	T29DP_80D	T29DP	T29 R2D C F P<3..2>
	T29DP_80D	T29DP	T29 R2D C F N<3..2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C P<2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C N<2>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C P<3>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C N<3>
	T29DP_100D	T29DP	T29DPB D2R3 AUXCH P
	T29DP_100D	T29DP	T29DPB D2R3 AUXCH N
	T29DP_80D	T29DP	DP SDRVB ML C P<3..0>
	T29DP_80D	T29DP	DP SDRVB ML C N<3..0>
	T29DP_80D	T29DP	DP SDRVB ML R P<3..0>
	T29DP_80D	T29DP	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH N
	T29DP_80D	T29DP	DP SDRVB AUXCH C P
	T29DP_80D	T29DP	DP SDRVB AUXCH C N
	T29DP_80D	T29DP	T29DPB ML P<3..0>
	T29DP_80D	T29DP	T29DPB ML N<3..0>
	T29DP_80D	T29DP	T29DPB ML C P<3..0>
	T29DP_80D	T29DP	T29DPB ML C N<3..0>
	T29DP_80D	T29DP	DP B EXT AUXCH P
	T29DP_80D	T29DP	DP B EXT AUXCH N

Only used on dual-port hosts.

SYMC MASTER-T29 REF		SYMC DATE=10/16/2010	
PAGE TITLE			
T29 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 105 OF 132	
		SHEET 95 OF 101	







8		7		6		5		4		3		2		1	
GDDR5 Frame Buffer Signal Constraints															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
GDDR5_45R50SE		*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD							
GDDR5_45SE		*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD							
GDDR5_80D		*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
GDDR5_CLK		*	=5x_DIELECTRIC	?											
GDDR5_CMD		*	=2x_DIELECTRIC	?											
GDDR5_DATA		*	=3x_DIELECTRIC	?											
GDDR5_EDC		*	=7x_DIELECTRIC	?											
Digital Video Signal Constraints															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
DP_85D		*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF							
LVDS_85D		*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT		SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT					
DISPLAYPORT		*	=3x_DIELECTRIC	?		DISPLAYPORT		TOP,BOTTOM	=4x_DIELECTRIC	?					
LVDS		*	=3x_DIELECTRIC	?		LVDS		TOP,BOTTOM	=4x_DIELECTRIC	?					
LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel. DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. Max length of LVDS/DisplayPort/TMDS traces: 13 inches. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.															
GDDR5 FB A Net Properties															
ELECTRICAL_CONSTRAINT_SET		NET_TYPE		PHYSICAL	SPACING										
FB_A0_CLK		GDDR5_80D		GDDR5_CLK		FB A0 CLK P		75 76							
FB_A0_CLK		GDDR5_80D		GDDR5_CLK		FB A0 CLK N		75 76							
FB_A1_CLK		GDDR5_80D		GDDR5_CLK		FB A1 CLK P		75 76							
FB_A1_CLK		GDDR5_80D		GDDR5_CLK		FB A1 CLK N		75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 A<8..0>		6 75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 A<8..0>		6 75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 ABI L		6 75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 ABI L		6 75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 RAS L		75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 RAS L		75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 CAS L		75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 CAS L		75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 WE L		75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 WE L		75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 CKE L		75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 CKE L		75 76							
FB_A0_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A0 CS L		75 76							
FB_A1_CMD		GDDR5_45R50SE		GDDR5_CMD		FB A1 CS L		75 76							
FB_A0_EDC0		GDDR5_45SE		GDDR5_EDC		FB A0 EDC<0>		6 75 76							
FB_A0_EDC1		GDDR5_45SE		GDDR5_EDC		FB A0 EDC<1>		6 75 76							
FB_A0_EDC2		GDDR5_45SE		GDDR5_EDC		FB A0 EDC<2>		6 75 76							
FB_A0_EDC3		GDDR5_45SE		GDDR5_EDC		FB A0 EDC<3>		6 75 76							
FB_A1_EDC0		GDDR5_45SE		GDDR5_EDC		FB A1 EDC<0>		6 75 76							
FB_A1_EDC1		GDDR5_45SE		GDDR5_EDC		FB A1 EDC<1>		6 75 76							
FB_A1_EDC2		GDDR5_45SE		GDDR5_EDC		FB A1 EDC<2>		6 75 76							
FB_A1_EDC3		GDDR5_45SE		GDDR5_EDC		FB A1 EDC<3>		6 75 76							
FB_A0_DBI_L0		GDDR5_45SE		GDDR5_DATA		FB A0 DBI L<0>		6 75 76							
FB_A0_DBI_L1		GDDR5_45SE		GDDR5_DATA		FB A0 DBI L<1>		6 75 76							
FB_A0_DBI_L2		GDDR5_45SE		GDDR5_DATA		FB A0 DBI L<2>		6 75 76							
FB_A0_DBI_L3		GDDR5_45SE		GDDR5_DATA		FB A0 DBI L<3>		6 75 76							
FB_A1_DBI_L0		GDDR5_45SE		GDDR5_DATA		FB A1 DBI L<0>		6 75 76							
FB_A1_DBI_L1		GDDR5_45SE		GDDR5_DATA		FB A1 DBI L<1>		6 75 76							
FB_A1_DBI_L2		GDDR5_45SE		GDDR5_DATA		FB A1 DBI L<2>		6 75 76							
FB_A1_DBI_L3		GDDR5_45SE		GDDR5_DATA		FB A1 DBI L<3>		6 75 76							
FB_A0_WCLK0		GDDR5_80D		GDDR5_CMD		FB A0 WCLK P<0>		6 75 76							
FB_A0_WCLK0		GDDR5_80D		GDDR5_CMD		FB A0 WCLK N<0>		6 75 76							
FB_A0_WCLK1		GDDR5_80D		GDDR5_CMD		FB A0 WCLK P<1>		6 75 76							
FB_A0_WCLK1		GDDR5_80D		GDDR5_CMD		FB A0 WCLK N<1>		6 75 76							
FB_A1_WCLK0		GDDR5_80D		GDDR5_CMD		FB A1 WCLK P<0>		6 75 76							
FB_A1_WCLK0		GDDR5_80D		GDDR5_CMD		FB A1 WCLK N<0>		6 75 76							
FB_A1_WCLK1		GDDR5_80D		GDDR5_CMD		FB A1 WCLK P<1>		6 75 76							
FB_A1_WCLK1		GDDR5_80D		GDDR5_CMD		FB A1 WCLK N<1>		6 75 76							
FB_A0_DQ_BYTE0		GDDR5_45SE		GDDR5_DATA		FB A0 DQ<7..0>		6 75 76							
FB_A0_DQ_BYTE1		GDDR5_45SE		GDDR5_DATA		FB A0 DQ<15..8>		6 75 76							
FB_A0_DQ_BYTE2		GDDR5_45SE		GDDR5_DATA		FB A0 DQ<23..16>		6 75 76							
FB_A0_DQ_BYTE3		GDDR5_45SE		GDDR5_DATA		FB A0 DQ<31..24>		6 75 76							
FB_A1_DQ_BYTE0		GDDR5_45SE		GDDR5_DATA		FB A1 DQ<7..0>		6 75 76							
FB_A1_DQ_BYTE1		GDDR5_45SE		GDDR5_DATA		FB A1 DQ<15..8>		6 75 76							
FB_A1_DQ_BYTE2		GDDR5_45SE		GDDR5_DATA		FB A1 DQ<23..16>		6 75 76							
FB_A1_DQ_BYTE3		GDDR5_45SE		GDDR5_DATA		FB A1 DQ<31..24>		6 75 76							
FB_AB_RESET		GDDR5_45R50SE		GDDR5_CMD		FB RESET L		75 76 77							
MUXGFX Net Properties															
ELECTRICAL_CONSTRAINT_SET		NET_TYPE		PHYSICAL	SPACING										
LVDS_A_CLK		LVDS_85D		LVDS		LVDS A CLK P		83 87							
LVDS_A_CLK		LVDS_85D		LVDS		LVDS A CLK N		83 87							
LVDS_A_DATA		LVDS_85D		LVDS		LVDS A DATA P<2..0>		83 87							
LVDS_A_DATA		LVDS_85D		LVDS		LVDS A DATA N<2..0>		83 87							
LVDS_B_CLK		LVDS_85D		LVDS		LVDS B CLK P		83 87							
LVDS_B_CLK		LVDS_85D		LVDS		LVDS B CLK N		83 87							
LVDS_B_DATA		LVDS_85D		LVDS		LVDS B DATA P<2..0>		83 87							
LVDS_B_DATA		LVDS_85D		LVDS		LVDS B DATA N<2..0>		83 87							
		LVDS_85D		LVDS		LVDS CONN A CLK F P		6 82							
		LVDS_85D		LVDS		LVDS CONN A CLK F N		6 82							
		LVDS_85D		LVDS		LVDS CONN B CLK F P		6 82							
		LVDS_85D		LVDS		LVDS CONN B CLK F N		6 82							
		LVDS_85D		LVDS		LVDS CONN A CLK P		82 83							
		LVDS_85D		LVDS		LVDS CONN A CLK N		82 83							
		LVDS_85D		LVDS		LVDS CONN A DATA P<2..0>		6 82 83							
		LVDS_85D		LVDS		LVDS CONN A DATA N<2..0>		6 82 83							
		LVDS_85D		LVDS		LVDS CONN B CLK P		82 83							
		LVDS_85D		LVDS		LVDS CONN B CLK N		82 83							
		LVDS_85D		LVDS		LVDS CONN B DATA P<2..0>		6 82 83							
		LVDS_85D		LVDS		LVDS CONN B DATA N<2..0>		6 82 83							
Whistler Net Properties															
ELECTRICAL_CONSTRAINT_SET		NET_TYPE		PHYSICAL	SPACING										
GPU_CLK27M		CLK_SLOW_55S		CLK_SLOW		GPU_CLK27M		78 79							
GPU_CLK100M		CLK_SLOW_55S		CLK_SLOW		GPU_CLK100M		78 79							
LVDS_EG_A_CLK		LVDS_85D		LVDS		LVDS EG A CLK P		78 87							
LVDS_EG_A_CLK		LVDS_85D		LVDS		LVDS EG A CLK N		78 87							
LVDS_EG_A_DATA		LVDS_85D		LVDS		LVDS EG A DATA P<2..0>		78 87							
LVDS_EG_A_DATA		LVDS_85D		LVDS		LVDS EG A DATA N<2..0>		78 87							
LVDS_EG_A_DATA3		LVDS_85D		LVDS		NC LVDS EG A DATA P<3>		78 79							
LVDS_EG_A_DATA3		LVDS_85D		LVDS		NC LVDS EG A DATA N<3>		78 79							
LVDS_EG_B_DATA		LVDS_85D		LVDS		LVDS EG B DATA P<2..0>		78 87							
LVDS_EG_B_DATA		LVDS_85D		LVDS		LVDS EG B DATA N<2..0>		78 87							
LVDS_EG_B_DATA3		LVDS_85D		LVDS		NC LVDS EG B DATA P<3>		78 79							
LVDS_EG_B_DATA3		LVDS_85D		LVDS		NC LVDS EG B DATA N<3>		78 79							
DP_ML		DP_85D		DTSPRAYPORT		DP EXTA ML C P<3..0>		78 84							
		DP_85D		DTSPRAYPORT		DP EXTA ML C N<3..0>		78 84							
DP_AUX_CH		DP_85D		DTSPRAYPORT		DP EXTA AUXCH C P		83 84							
		DP_85D		DTSPRAYPORT		DP EXTA AUXCH C N		83 84							
DP_AUX_CH		DP_85D		DTSPRAYPORT		DP EG AUXCH P		8 78 83							
		DP_85D		DTSPRAYPORT		DP EG AUXCH N		8 78 83							
SYNC MASTER=K92 MLB SYNC DATE=08/09/2010															
GPU (Whistler) CONSTRAINTS															
Apple Inc.												DRAWING NUMBER		SIZE D	
												REVISION			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												BRANCH		PAGE 107 OF 132 SHEET	
														97 OF 101	
8		7		6		5		4		3		2		1	



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_72D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
PCIE_85D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	10 MM_OVERRIDE	VERRIDE	VERRIDE
USB_85D_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM_OVERRIDE	VERRIDE	VERRIDE	0.23 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
ENETCONN P<3..0>		
ENETCONN N<3..0>		
CPUTHMSNS D2 P		
CPUTHMSNS D2 N		
CPU_THERMD P		
CPU_THERMD N		
GPUTHMSNS D P		
GPUTHMSNS D N		
GPU_TDIODE P		
GPU_TDIODE N		
VCCSA50 CS P		
VCCSA50 CS N		
VCCSAISNS R P		
VCCSAISNS R N		
ISNS 1V5 S3 R P		
ISNS 1V5 S3 R N		
CPUVCCIOS0 CS P		
CPUVCCIOS0 CS N		
CPUVCCIOISNS R P		
CPUVCCIOISNS R N		
GPUISENS N		
GPUISENS P		
ISNS 1V5 S3 N		
ISNS 1V5 S3 P		
ISNS AIRPORT N		
ISNS AIRPORT N		
ISNS AIRPORT P		
ISNS AIRPORT P		
ISNS AIRPORT R N		
ISNS AIRPORT R P		
ISNS HDD N		
ISNS HDD P		
ISNS HDD R N		
ISNS HDD R P		
ISNS LCDBKLT N		
ISNS LCDBKLT P		
ISNS ODD N		
ISNS ODD P		
ISNS ODD R N		
ISNS ODD R P		
ISNS PP1V0 S0GPU P		
ISNS PP1V0 S0GPU N		
ISNS PP1V0 S0GPU R P		
ISNS PP1V0 S0GPU R N		
PP1V8 S0GPU P		
PP1V8 S0GPU N		
PP1V8 S0GPU R P		
PP1V8 S0GPU R N		
PP1V5 S0GPU P		
PP1V5 S0GPU N		
PP1V5 S0GPU R P		
PP1V5 S0GPU R N		
CPUIMVP ISNS1G P		
CPUIMVP ISNS1G N		
CPUIMVP ISNS1G R P		
CPUIMVP ISNS1G R N		
ISNS HS OTHER P		
ISNS HS OTHER N		
ISNS HS GPU P		
ISNS HS GPU N		
ISNS HS COMPUTING P		
ISNS HS COMPUTING N		
CPUIMVP ISNS P		
CPUIMVP ISNS N		
AUD_I01 R P		
AUD_I01 R N		
AUD_I02 L P		
AUD_I02 L N		
AUD_I02 R P		
AUD_I02 R N		
AUD_SPKRAMP LIN P		
AUD_SPKRAMP LIN N		
AUD_SPKRAMP RIN P		
AUD_SPKRAMP RIN N		
AUD_SPKRAMP SUBIN P		
AUD_SPKRAMP SUBIN N		

K91 Specific Net Properties

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_P	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_N	CLK_PCIE_90D	CLK_PCIE
CHGR_CSI_R_P	1T01_DIFFPAIR	
CHGR_CSI_R_N	1T01_DIFFPAIR	
CHGR_CSO_R_P	1T01_DIFFPAIR	
CHGR_CSO_R_N	1T01_DIFFPAIR	
USB2_EXTM_MUXED_P	USB_85D	USB
USB2_EXTM_MUXED_N	USB_85D	USB
USB2_LT1_P	USB_85D	USB
USB2_LT1_N	USB_85D	USB
CONN_USB2_BT_P	USB_85D	USB
CONN_USB2_BT_N	USB_85D	USB
USB_LT2_P	USB_85D	USB
USB_LT2_N	USB_85D	USB
SSM2375L_P	AUDIODEF	AUDIO
SSM2375L_N	AUDIODEF	AUDIO
SSM2375R_P	AUDIODEF	AUDIO
SSM2375R_N	AUDIODEF	AUDIO
SSM2375S_P	AUDIODEF	AUDIO
SSM2375S_N	AUDIODEF	AUDIO
SPKRCONN_L_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_L_OUT_N	DIFFPAIR	AUDIO
SPKRCONN_R_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_R_OUT_N	DIFFPAIR	AUDIO
SPKRCONN_S_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_S_OUT_N	DIFFPAIR	AUDIO
USB_TPAD_R_P	USB_85D	USB
USB_TPAD_R_N	USB_85D	USB
PP3V3_S5	SB_POWER	
PP3V3_S0	SB_POWER	
PP1V5_S3RS0	SB_POWER	
GND	GND	

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
ENETCONN P<3..0>		
ENETCONN N<3..0>		
CPUTHMSNS D2 P		
CPUTHMSNS D2 N		
CPU_THERMD P		
CPU_THERMD N		
GPUTHMSNS D P		
GPUTHMSNS D N		
GPU_TDIODE P		
GPU_TDIODE N		
VCCSA50 CS P		
VCCSA50 CS N		
VCCSAISNS R P		
VCCSAISNS R N		
ISNS 1V5 S3 R P		
ISNS 1V5 S3 R N		
CPUVCCIOS0 CS P		
CPUVCCIOS0 CS N		
CPUVCCIOISNS R P		
CPUVCCIOISNS R N		
GPUISENS N		
GPUISENS P		
ISNS 1V5 S3 N		
ISNS 1V5 S3 P		
ISNS AIRPORT N		
ISNS AIRPORT N		
ISNS AIRPORT P		
ISNS AIRPORT P		
ISNS AIRPORT R N		
ISNS AIRPORT R P		
ISNS HDD N		
ISNS HDD P		
ISNS HDD R N		
ISNS HDD R P		
ISNS LCDBKLT N		
ISNS LCDBKLT P		
ISNS ODD N		
ISNS ODD P		
ISNS ODD R N		
ISNS ODD R P		
ISNS PP1V0 S0GPU P		
ISNS PP1V0 S0GPU N		
ISNS PP1V0 S0GPU R P		
ISNS PP1V0 S0GPU R N		
PP1V8 S0GPU P		
PP1V8 S0GPU N		
PP1V8 S0GPU R P		
PP1V8 S0GPU R N		
PP1V5 S0GPU P		
PP1V5 S0GPU N		
PP1V5 S0GPU R P		
PP1V5 S0GPU R N		
CPUIMVP ISNS1G P		
CPUIMVP ISNS1G N		
CPUIMVP ISNS1G R P		
CPUIMVP ISNS1G R N		
ISNS HS OTHER P		
ISNS HS OTHER N		
ISNS HS GPU P		
ISNS HS GPU N		
ISNS HS COMPUTING P		
ISNS HS COMPUTING N		
CPUIMVP ISNS P		
CPUIMVP ISNS N		
AUD_I01 R P		
AUD_I01 R N		
AUD_I02 L P		
AUD_I02 L N		
AUD_I02 R P		
AUD_I02 R N		
AUD_SPKRAMP LIN P		
AUD_SPKRAMP LIN N		
AUD_SPKRAMP RIN P		
AUD_SPKRAMP RIN N		
AUD_SPKRAMP SUBIN P		
AUD_SPKRAMP SUBIN N		

K91 Specific Net Properties

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_P	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_N	CLK_PCIE_90D	CLK_PCIE
CHGR_CSI_R_P	1T01_DIFFPAIR	
CHGR_CSI_R_N	1T01_DIFFPAIR	
CHGR_CSO_R_P	1T01_DIFFPAIR	
CHGR_CSO_R_N	1T01_DIFFPAIR	
USB2_EXTM_MUXED_P	USB_85D	USB
USB2_EXTM_MUXED_N	USB_85D	USB
USB2_LT1_P	USB_85D	USB
USB2_LT1_N	USB_85D	USB
CONN_USB2_BT_P	USB_85D	USB
CONN_USB2_BT_N	USB_85D	USB
USB_LT2_P	USB_85D	USB
USB_LT2_N	USB_85D	USB
SSM2375L_P	AUDIODEF	AUDIO
SSM2375L_N	AUDIODEF	AUDIO
SSM2375R_P	AUDIODEF	AUDIO
SSM2375R_N	AUDIODEF	AUDIO
SSM2375S_P	AUDIODEF	AUDIO
SSM2375S_N	AUDIODEF	AUDIO
SPKRCONN_L_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_L_OUT_N	DIFFPAIR	AUDIO
SPKRCONN_R_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_R_OUT_N	DIFFPAIR	AUDIO
SPKRCONN_S_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_S_OUT_N	DIFFPAIR	AUDIO
USB_TPAD_R_P	USB_85D	USB
USB_TPAD_R_N	USB_85D	USB
PP3V3_S5	SB_POWER	
PP3V3_S0	SB_POWER	
PP1V5_S3RS0	SB_POWER	
GND	GND	

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
ENETCONN P<3..0>		
ENETCONN N<3..0>		
CPUTHMSNS D2 P		
CPUTHMSNS D2 N		
CPU_THERMD P		
CPU_THERMD N		
GPUTHMSNS D P		
GPUTHMSNS D N		
GPU_TDIODE P		
GPU_TDIODE N		
VCCSA50 CS P		
VCCSA50 CS N		
VCCSAISNS R P		
VCCSAISNS R N		
ISNS 1V5 S3 R P		
ISNS 1V5 S3 R N		
CPUVCCIOS0 CS P		
CPUVCCIOS0 CS N		
CPUVCCIOISNS R P		
CPUVCCIOISNS R N		
GPUISENS N		
GPUISENS P		
ISNS 1V5 S3 N		
ISNS 1V5 S3 P		
ISNS AIRPORT N		
ISNS AIRPORT N		
ISNS AIRPORT P		
ISNS AIRPORT P		
ISNS AIRPORT R N		
ISNS AIRPORT R P		
ISNS HDD N		
ISNS HDD P		
ISNS HDD R N		
ISNS HDD R P		
ISNS LCDBKLT N		
ISNS LCDBKLT P		
ISNS ODD N		
ISNS ODD P		
ISNS ODD R N		
ISNS ODD R P		
ISNS PP1V0 S0GPU P		
ISNS PP1V0 S0GPU N		
ISNS PP1V0 S0GPU R P		
ISNS PP1V0 S0GPU R N		
PP1V8 S0GPU P		
PP1V8 S0GPU N		
PP1V8 S0GPU R P		
PP1V8 S0GPU R N		
PP1V5 S0GPU P		
PP1V5 S0GPU N		
PP1V5 S0GPU R P		
PP1V5 S0GPU R N		
CPUIMVP ISNS1G P		
CPUIMVP ISNS1G N		
CPUIMVP ISNS1G R P		
CPUIMVP ISNS1G R N		
ISNS HS OTHER P		
ISNS HS OTHER N		
ISNS HS GPU P		
ISNS HS GPU N		
ISNS HS COMPUTING P		
ISNS HS COMPUTING N		
CPUIMVP ISNS P		
CPUIMVP ISNS N		
AUD_I01 R P		
AUD_I01 R N		
AUD_I02 L P		
AUD_I02 L N		
AUD_I02 R P		
AUD_I02 R N		
AUD_SPKRAMP LIN P		
AUD_SPKRAMP LIN N		
AUD_SPKRAMP RIN P		
AUD_SPKRAMP RIN N		
AUD_SPKRAMP SUBIN P		
AUD_SPKRAMP SUBIN N		

K91 Specific Net Properties

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_P	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_N	CLK_PCIE_90D	CLK_PCIE
CHGR_CSI_R_P	1T01_DIFFPAIR	
CHGR_CSI_R_N	1T01_DIFFPAIR	
CHGR_CSO_R_P	1T01_DIFFPAIR	
CHGR_CSO_R_N	1T01_DIFFPAIR	
USB2_EXTM_MUXED_P	USB_85D	USB
USB2_EXTM_MUXED_N	USB_85D	USB
USB2_LT1_P	USB_85D	USB
USB2_LT1_N	USB_85D	USB
CONN_USB2_BT_P	USB_85D	USB
CONN_USB2_BT_N	USB_85D	USB
USB_LT2_P	USB_85D	USB
USB_LT2_N	USB_85D	USB
SSM2375L_P	AUDIODEF	AUDIO
SSM2375L_N	AUDIODEF	AUDIO
SSM2375R_P	AUDIODEF	AUDIO
SSM2375R_N	AUDIODEF	AUDIO
SSM2375S_P	AUDIODEF	AUDIO
SSM2375S_N	AUDIODEF	AUDIO
SPKRCONN_L_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_L_OUT_N	DIFFPAIR	AUDIO
SPKRCONN_R_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_R_OUT_N	DIFFPAIR	AUDIO
SPKRCONN_S_OUT_P	DIFFPAIR	AUDIO
SPKRCONN_S_OUT_N	DIFFPAIR	AUDIO
USB_TPAD_R_P	USB_85D	USB
USB_TPAD_R_N	USB_85D	USB
PP3V3_S5	SB_POWER	
PP3V3_S0	SB_POWER	
PP1V5_S3RS0	SB_POWER	
GND	GND	

NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
ENETCONN P<3..0>		
ENETCONN N<3..0>		
CPUTHMSNS D2 P		
CPUTHMSNS D2 N		
CPU_THERMD P		
CPU_THERMD N		
GPUTHMSNS D P		
GPUTHMSNS D N		
GPU_TDIODE P		
GPU_TDIODE N		
VCCSA50 CS P		
VCCSA50 CS N		
VCCSAISNS R P		
VCCSAISNS R N		
ISNS 1V5 S3 R P		
ISNS 1V5 S3 R N		
CPUVCCIOS0 CS P		
CPUVCCIOS0 CS N		
CPUVCCIOISNS R P		
CPUVCCIOISNS R N		
GPUISENS N		
GPUISENS P		
ISNS 1V5 S3 N		
ISNS 1V5 S3 P		
ISNS AIRPORT N		
ISNS AIRPORT N		
ISNS AIRPORT P		
ISNS AIRPORT P		
ISNS AIRPORT R N		
ISNS AIRPORT R P		
ISNS HDD N		
ISNS HDD P		
ISNS HDD R N		
ISNS HDD R P		
ISNS LCDBKLT N		
ISNS LCDBKLT P		
ISNS ODD N		
ISNS ODD P		
ISNS ODD R N		
ISNS ODD R P		
ISNS PP1V0 S0GPU P		
ISNS PP1V0 S0GPU N		
ISNS PP1V0 S0GPU R P		
ISNS PP1V0 S0GPU R N		
PP1V8 S0GPU P		
PP1V8 S0GPU N		
PP1V8 S0GPU R P		
PP1V8 S0GPU R N		
PP1V5 S0GPU P		
PP1V5 S0GPU N		
PP1V5 S0GPU R P		
PP1V5 S0GPU R N		
CPUIMVP ISNS1G P		
CPUIMVP ISNS1G N		
CPUIMVP ISNS1G R P		
CPUIMVP ISNS1G R N		
ISNS HS OTHER P		
ISNS HS OTHER N		
ISNS HS GPU P		
ISNS HS GPU		



8	7	6	5	4	3	2	1
K91 Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
DEFAULT	*	0.1 MM	?				
STANDARD	*	=DEFAULT	?				
BGA_P1MM	*	=DEFAULT	?				
BGA_P2MM	*	=DEFAULT	?				
P072_SPACE	*	0.071 MM	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
*	*	BGA	P072_SPACE				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
2X_DIELECTRIC	*	0.140 MM	?				
3X_DIELECTRIC	*	0.210 MM	?				
4X_DIELECTRIC	*	0.280 MM	?				
5X_DIELECTRIC	*	0.350 MM	?				
7X_DIELECTRIC	*	0.490 MM	?				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
1.5:1_SPACING	*	0.15 MM	?				
2:1_SPACING	*	0.2 MM	?				
2.5:1_SPACING	*	0.25 MM	?				
3:1_SPACING	*	0.3 MM	?				
4:1_SPACING	*	0.4 MM	?				
5:1_SPACING	*	0.5 MM	?				
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
8	7	6	5	4	3	2	1

D

C

B

A

D

C


B

A

SYNC MASTER=K18\_MLB

SYNC DATE=04/27/2010

PCB Rule Definitions

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D


109 OF 132


99 OF 101









SYNC MASTER=K91 DINESH		SYNC DATE=08/18/2010	
PAGE TITLE			
Power Supplies BIST			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	132 OF 132
		SHEET	101 OF 101