



IBM PowerPC® 970FX RISC Microprocessor

Data Sheet

Preliminary Electrical Information

SA14-2760-07

Version 2.3

Preliminary

June 4, 2006



© Copyright International Business Machines Corporation 2005, 2006

All Rights Reserved

Printed in the United States of America June 2006

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM	IBM Logo
PowerPC	PowerPC Logo
PowerPC 970	PowerPC Architecture

Other company, product and service names may be trademarks or service marks of others.

Note: All information contained in this document is subject to change without notice. Verify with your IBM field application engineer that you have the latest version of this document before finalizing a design.

The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties, or give rise to any express or implied warranty. Information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

Note: This document contains information on products in the sampling and/or initial production phases of development. This information is subject to change without notice. Verify with your IBM field applications engineer that you have the latest version of this document before finalizing a design.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Systems and Technology Group
2070 Route 52, Bldg. 330
Hopewell Junction, NY 12533-6351
The IBM home page can be found at <http://www.ibm.com>

The IBM Systems and Technology Group's Microelectronics home page can be found at <http://www.ibm.com/chips>

June 4, 2006



About This Datasheet	9
1. General Information	11
1.1 Description	11
1.2 Features	11
1.3 PowerPC 970FX Block Diagram	13
1.4 Ordering and Processor Version Register	14
1.4.1 Leaded Package Version	14
1.4.2 Reduced-Lead Package Version	14
2. General Parameters	17
3. Electrical and Thermal Characteristics	17
3.1 DC Electrical Characteristics	17
3.1.1 Absolute Maximum Ratings	17
3.1.2 Recommended Operating Conditions	18
3.1.3 Package Thermal Characteristics	18
3.1.4 DC Electrical Specifications	19
3.1.5 Power Consumption	20
3.2 AC Electrical Characteristics	22
3.3 Clock AC Specifications	23
3.4 Processor-Clock Timing Relationship Between PSYNC and SYSCLK	24
3.5 Processor Interconnect Specifications	26
3.5.1 Electrical and Physical Specifications	26
3.5.1.1 Source Synchronous Bus (SSB)	26
3.5.1.2 Drive Side Characteristics	26
3.5.1.3 Module-to-Module Interconnect Characteristics	27
3.5.1.4 Receive Side Characteristics	28
3.6 Input AC Specifications	30
3.6.1 TBEN Input Pin	31
3.7 Asynchronous Output Specifications	32
3.8 Mode Select Input Timing Specifications	33
3.9 Spread Spectrum Clock Generator (SSCG)	36
3.9.1 Design Considerations	36
3.10 I²C and JTAG	37
3.10.1 I ² C Bus Timing Information	37
3.10.2 IEEE 1149.1 AC Timing Specifications	37
3.10.3 I2C and JTAG Considerations	39
3.10.4 Boundary Scan Considerations	39
4. PowerPC 970FX Microprocessor Dimension and Physical Signal Assignments	40
4.1 ESD Considerations	40
4.2 Mechanical Packaging	40
4.2.1 Leaded Package Version	40
4.2.2 Reduced-Lead Package Version	44
4.2.2.1 Mechanical Specifications	44
4.2.2.2 Assembly Considerations	44

4.3 PowerPC 970FX Microprocessor Pinout Listings	50
5. System Design Information	57
5.1 External Resistors	57
5.2 PLL Configuration	57
5.2.1 Determining PLLMULT and BUS_CFG Settings	57
5.2.2 PLL_RANGE Configuration	58
5.3 PLL Power Supply Filtering	60
5.4 Decoupling Recommendations	61
5.4.1 Using the KVPRBVDD and KVPRBGND Pins	61
5.5 Decoupling Layout Guide	62
5.6 Input-Output Usage	65
5.6.1 Chip Signal I/O and Test Pins	65
5.7 Thermal Management Information	69
5.7.1 Thermal Management pins	69
5.7.2 Reading Thermal Diode Calibration data via JTAG	69
5.7.3 Heatsink Attachment and Mounting Forces	71
5.8 Operational and Design Considerations	72
5.8.1 Power-On Reset Considerations	72
5.8.2 Debugging PowerPC 970FX Power-On and Reset Sequence	72
5.8.3 I ² C Addressing of PowerPC 970FX	72
Revision Log	73

Preliminary

Figure 1-1. PPC 970FX Block Diagram	13
Figure 1-2. Part Number Legend	16
Figure 3-1. Clock Differential HSTL Signal	24
Figure 3-2. Processor-Clock Timing Relationship Between PSYNC and SYSCLK	25
Figure 3-3. Block Diagram of an SSB for a Processor Interconnect Implementation	26
Figure 3-4. Typical Implementation for a Single-ended Line	27
Figure 3-5. Differential Clock Termination Circuitry	28
Figure 3-6. Post-IAP Eye Opening	29
Figure 3-7. Asynchronous Input Timing	31
Figure 3-8. $\overline{\text{HRESET}}$ and $\overline{\text{BYPASS}}$ Timing Diagram	34
Figure 3-9. Spread Spectrum Clock Generator (SSCG) Modulation Profile	36
Figure 3-10. JTAG Clock Input Timing Diagram	38
Figure 3-11. Test Access Port Timing Diagram	39
Figure 4-1. PPC 970FX Microprocessor for Mechanical Package, Leaded, for DD3.0x Parts (top and side) .. 41	
Figure 4-2. PPC 970FX Microprocessor Mechanical Package, Leaded, for DD3.1x Parts (top and side) ...	42
Figure 4-3. PPC 970FX Microprocessor Bottom Surface Nomenclature of Mechanical Package, Leaded, CBGA Package	43
Figure 4-4. PPC 970FX Microprocessor for Mechanical Package, Reduced-Lead, for DD3.0x Parts (top and side)	45
Figure 4-5. PPC 970FX Microprocessor Mechanical Package, Reduced-Lead, for DD3.1 Parts (top and side) 46	
Figure 4-6. PPC 970FX Microprocessor Bottom Surface Nomenclature of Reduced-Lead CBGA Package	47
Figure 4-7. PPC 970FX Ball Placement (Top View)	48
Figure 4-8. PPC 970FX Ball Placement (Bottom View)	49
Figure 5-1. PLL Power Supply Filter Circuit	60
Figure 5-2. Decoupling Capacitor (Decap) Locations	62
Figure 5-3. PowerPC 970FX Thermal Diode Implementation	70
Figure 5-4. Force Diagram for the PowerPC 970FX Package	71





Preliminary

Table 1-1. PPC 970FX Ordering and Processor Version Register (PVR) for the Leaded Package	Version 14
Table 1-2. PPC 970FX Ordering and Processor Version Register (PVR) for the Reduced-Lead Package	Version 15
Table 2-1. General Parameters of the PowerPC 970FX	17
Table 3-1. Absolute Maximum Ratings	17
Table 3-2. Recommended Operating Conditions	18
Table 3-3. Package Thermal Characteristics	18
Table 3-4. DC Electrical Specifications	19
Table 3-5. Power Consumption for Power-Optimized Parts	20
Table 3-6. Power Consumption for Power-Optimized Parts	21
Table 3-7. Power Consumption for Standard Parts	21
Table 3-8. Power Consumption for Standard Parts	22
Table 3-9. Clock AC Timing Specifications	23
Table 3-10. Processor-Clock Timing Relationship Between PSYNC and SYSCLK	24
Table 3-11. Processor Interconnect SSB Driver Specifications	27
Table 3-12. Processor Interconnect SSB PCB Trace Specifications	27
Table 3-13. Processor Interconnect SSB Receiver Specifications	28
Table 3-14. Processor Interconnect SSB Timing Parameters for the Deskew and Clock Alignment	28
Table 3-15. Eye-Size Requirements	29
Table 3-16. Input AC Timing Specifications	30
Table 3-17. Input AC Timing Specifications for TBEN	30
Table 3-18. Input AC Timing Specifications for HRESET	30
Table 3-19. Asynchronous Type Output Signals	32
Table 3-20. Asynchronous Open Drain Output Signals	32
Table 3-21. Asynchronous Open Drain Bidirectional (BiDi) Signals	32
Table 3-22. Input AC Timing Specifications	33
Table 3-23. Mode Select Type Input Signals	35
Table 3-24. Debug Pins	35
Table 3-25. JTAG AC Timing Specifications (Dependent on SYSCLK)	37
Table 4-1. Leaded and Reduced-Lead Package, Layout, and Assembly Differences	44
Table 4-2. Pinout Listing for the CBGA Package	50
Table 4-3. Voltage and Ground Assignments	55
Table 5-1. PowerPC 970FX Bus Configuration	57
Table 5-2. PowerPC 970FX PLL Configuration	58
Table 5-3. System Configuration - Typical Examples of Pin Settings	59
Table 5-4. Recommended Decoupling Capacitor Specifications	61
Table 5-5. Recommended Minimum Number of Decoupling Capacitors	61
Table 5-6. PowerPC 970FX Debug/Bringup Pin Settings and Information	63
Table 5-7. PowerPC 970FX Pins for Manufacturing Test Only	64



Table 5-8. Input/Output Signal Descriptions	65
Table 5-9. Thermal Diode Data Encoding	70
Table 5-10. Allowable Forces on the PowerPC 970FX Package	71

About This Datasheet

This datasheet describes the IBM PPC 970FX RISC Microprocessor. This microprocessor, also called the PPC 970FX, is a 64-bit implementation of the IBM PowerPC[®] family of reduced instruction set computer (RISC) microprocessors that are based on the PowerPC Architecture[™].

Who Should Read This Datasheet

This datasheet is intended for designers who plan to develop products using the PPC 970FX.

Related Publications

Related IBM publications include the following:

- *PowerPC 970FX RISC Microprocessor Users Manual*
- *PowerPC 970FX Power On Reset Application Note*
- *PowerPC 970FX DD3.x Errata List*

Other related publications include the following:

- *I2C Bus Specification*. (This document is produced by Philips Semiconductors and can be downloaded from <http://www.semiconductors.philips.com>.)

Conventions and Notations Used in This Datasheet

The use of overbars, for example $\overline{\text{DDEL_OUT}}$, designates signals that are active low or the compliment of differential signals.

The following software documentation conventions are used in this manual:

1. Function names are written in **bold** type. For example, **np_npms_proc_register ()**.
2. Variables are written in italic type. For example, *enable_mode*.
3. Keywords and data types are shown by being written all in capitals with underlines between words. For example, OFF_DISABLED.



1. General Information

1.1 Description

The IBM PowerPC 970FX RISC Microprocessor, is a 64-bit implementation of the IBM PowerPC® family of reduced instruction set computer (RISC) microprocessors that are based on the PowerPC Architecture. This microprocessor, also called the PPC 970FX, includes a Vector/SIMD facility which supports high-bandwidth data processing and algorithmic-intensive computations. This microprocessor is also designed to support multiple system organizations, including desktop and low-end server applications, and uniprocessor up through four-way SMP configurations.

Note: The terms microprocessor and processor are used interchangeably in this document.

Figure 1-1 on page 13 is a block diagram of the PPC 970FX.

The PPC 970FX consists of three main components:

- PPC 970FX Core which includes VMX execution units
- PPC 970FX Storage subsystem which includes core interface logic, non-cacheable unit, L2 cache and controls, and the Bus Interface Unit
- PPC 970FX Pervasive Functions

This document also provides pertinent physical characteristics of the PPC 970FX single chip modules (SCM).

1.2 Features


- 64-bit implementation of the PowerPC Architecture (Version 2.01)
 - Binary compatibility for all PowerPC application level code (problem state)
 - Binary compatibility for all PowerPC application level code (problem state)
 - Support for 32-bit O/S *bridge facility*
 - Vector/SIMD Multimedia eXtension
- Layered implementation strategy for very high frequency operation
 - Deeply pipelined design
 - 16 stages for most fixed-point register-register operations
 - 18 stages for most load and store operations (assuming L1 Dcache hit)
 - 21 stages for most floating point operations
 - 19, 22, and 25 stages for fixed-point, complex-fixed, and floating point operations, respectively in the VALU.
 - 19 stages for VMX permute operations

- Dynamic instruction cracking for some instructions allows for simpler inner core dataflow
 - Dedicated dataflow for cracking one instruction into two internal operations
 - Microcoded templates for longer emulation sequences
- Speculative superscalar inner core organization
 - Aggressive branch prediction
 - Prediction for up to two branches per cycle
 - Support for up to 16 predicted branches in flight
 - Prediction support for branch direction and branch addresses
 - Out of order issue of up to ten operations into 10 execution pipelines
 - Two load or store operations
 - Two fixed-point register-register operations
 - Two floating-point operations
 - One branch operation
 - One condition register operation
 - One VMX permute operation
 - One VMX ALU operation
 - In order dispatch of up to five operations into distributed issue queue structure
 - Register renaming on GPRs, FPRs, VRFs, CR Fields, XER (parts), FPSCR, VSCR, VRSAVE, Link and Count
- Large number of instructions in flight (theoretical maximum of 215 instructions)
 - Up to 16 instructions in instruction fetch unit (fetch buffer and overflow buffer)
 - Up to 32 instructions in instruction fetch buffer in instruction decode unit
 - Up to 35 instructions in 3 decode pipe stages and 4 dispatch buffers
 - Up to 100 instructions in the inner-core (after dispatch)
 - Up to 32 stores queued in the STQ (available for forwarding)
 - Fast, selective flush of incorrect speculative instructions and results
- Specific focus on storage latency management
 - Out-of-order and speculative issue of load operations
 - Support for up to 8 outstanding L1 cache line misses
 - Hardware initiated instruction prefetching from L2 cache
 - Software initiated data stream prefetching
 - Support for up to 8 active streams
 - Critical word forwarding / critical sector first
 - New branch processing / prediction hints added to branch instructions
- Power management
 - Static power management
 - Software initiated doze and nap
 - Dynamic power management
 - Parts of the design stop their (hardware initiated) clocks when not in use
 - PowerTune
 - Software initiated slow down of the processor; selectable to half of the nominal operating frequency



1.3 PowerPC 970FX Block Diagram

Figure 1-1. PPC 970FX Block Diagram



1.4 Ordering and Processor Version Register

1.4.1 Leaded Package Version

The PowerPC 970FX has the following part numbers and Processor Version Register (PVR) values for the respective design revision levels.

Table 1-1. PPC 970FX Ordering and Processor Version Register (PVR) for the Leaded Package Version

Order Part Number	Frequency GHz	Revision Level	PVR	Note
IBM25PPC970FX6TB055RT	1.0	DD3.0x	0x003C0300	1
IBM25PPC970FX6TB075RT	1.2	DD3.0x	0x003C0300	1
IBM25PPC970FX6TB186ET	1.6	DD3.0x	0x003C0300	2
IBM25PPC970FX6TB267ET	1.8	DD3.0x	0x003C0300	2
IBM25PPC970FX6TB348ET	2.0	DD3.0x	0x003C0300	2
IBM25PPC970FX6TB348RT	2.0	DD3.0x	0x003C0300	1

Note 1: Refer to **Table 3-5** and **Table 3-6** for power and voltage rating.
Note 2: Refer to **Table 3-7** and **Table 3-8** for power and voltage rating.

Order Part Number	Frequency GHz	Revision Level	PVR	Note
IBM25PPC970FX6UB055RT	1.0	DD3.1	0x003C0301	1
IBM25PPC970FX6UB075RT	1.2	DD3.1	0x003C0301	1
IBM25PPC970FX6UB105RT	1.4	DD3.1	0x003C0301	1
IBM25PPC970FX6UB185RT	1.6	DD3.1	0x003C0301	1
IBM25PPC970FX6UB186ET	1.6	DD3.1	0x003C0301	2
IBM25PPC970FX6UB267ET	1.8	DD3.1	0x003C0301	2
IBM25PPC970FX6UB348ET	2.0	DD3.1	0x003C0301	2
IBM25PPC970FX6UB348RT	2.0	DD3.1	0x003C0301	1
IBM25PPC970FX6UB428ET	2.2	DD3.1	0x003C0301	2
IBM25PPC970FX6UB429RT	2.2	DD3.1	0x003C0301	1

Note 1: Refer to **Table 3-5** and **Table 3-6** for power and voltage rating.
Note 2: Refer to **Table 3-7** and **Table 3-8** for power and voltage rating.

1.4.2 Reduced-Lead Package Version

The PowerPC 970FX has the following part numbers and Processor Version Register (PVR) values for the respective design revision levels.



Table 1-2. PPC 970FX Ordering and Processor Version Register (PVR) for the Reduced-Lead Package Version


Order Part Number	Frequency GHz	Revision Level	PVR	Note
IBM25PPC970FX6TR055RT	1.0	DD3.0x	0x003C0300	1
IBM25PPC970FX6TR075RT	1.2	DD3.0x	0x003C0300	1
IBM25PPC970FX6TR186ET	1.6	DD3.0x	0x003C0300	2
IBM25PPC970FX6TR267ET	1.8	DD3.0x	0x003C0300	2
IBM25PPC970FX6TR348ET	2.0	DD3.0x	0x003C0300	2
IBM25PPC970FX6TR348RT	2.0	DD3.0x	0x003C0300	1

Note 1: Refer to **Table 3-5** and **Table 3-6** for power and voltage rating.
Note 2: Refer to **Table 3-7** and **Table 3-8** for power and voltage rating.

Order Part Number	Frequency GHz	Revision Level	PVR	Note
IBM25PPC970FX6UR055RT	1.0	DD3.1	0x003C0301	1
IBM25PPC970FX6UR075RT	1.2	DD3.1	0x003C0301	1
IBM25PPC970FX6UR105RT	1.4	DD3.1	0x003C0301	1
IBM25PPC970FX6UR185RT	1.6	DD3.1	0x003C0301	1
IBM25PPC970FX6UR186ET	1.6	DD3.1	0x003C0301	2
IBM25PPC970FX6UR267ET	1.8	DD3.1	0x003C0301	2
IBM25PPC970FX6UR348ET	2.0	DD3.1	0x003C0301	2
IBM25PPC970FX6UR348RT	2.0	DD3.1	0x003C0301	1
IBM25PPC970FX6UR428ET	2.2	DD3.1	0x003C0301	2
IBM25PPC970FX6UR429RT	2.2	DD3.1	0x003C0301	1

Note 1: Refer to **Table 3-5** and **Table 3-6** for power and voltage rating.
Note 2: Refer to **Table 3-7** and **Table 3-8** for power and voltage rating.

Figure 1-2. Part Number Legend



2. General Parameters

Table 2-1 provides a summary of the general parameters of the PPC 970FX.

Table 2-1. General Parameters of the PowerPC 970FX

Item	Description	Notes
Die Size	66.2 sq. mm	
Die Dimensions	7.07 x 9.36mm	
Transistor Count	58 Million	1
Package	576-pin Ceramic ball grid array (CBGA), 25x25mm (1.0mm pitch)	
Note:		
1. For information only. Use of this value to calculate reliability is not valid.		

3. Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the PPC 970FX.

3.1 DC Electrical Characteristics

The tables in this section describe the PowerPC 970FX DC electrical characteristics.

3.1.1 Absolute Maximum Ratings

Table 3-1. Absolute Maximum Ratings

Characteristic	Symbol	Value	Unit	Notes
Core supply voltage	V_{DD}	-0.3 to 1.5	V	1,3
I/O Supply voltage	OV_{DD}	-0.3 to 1.7	V	1,3
PLL supply voltage	AV_{DD}	-0.3 to 3.0	V	1,3
Input voltage	V_{IN}	-0.3 to 1.7	V	1,2
Storage temperature range	T_{STG}	-40 to 125	°C	1
Notes:				
<ol style="list-style-type: none"> Functional and tested operating conditions are given in <i>Table 3-2. Recommended Operating Conditions on page 18</i>. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed above may affect device reliability or cause permanent damage to the device. This is an implied DC voltage specification. Pending further evaluation, an allowance for AC overshoot or undershoot may be accommodated beyond this input voltage specification. Power supply ramping recommendations: The order does not matter as long as the supplies reach their final destination in 50ms. V_{DD} can not exceed OV_{DD} by more than 0.8V (Except for 50ms during power up/down, where it is allowed to be $\leq 1.35V$). OV_{DD} can not exceed V_{DD} by more than 0.8V (Except for 50ms during power up/down, where it is allowed to be $\leq 1.55V$). AV_{DD} can not exceed V_{DD} by more than 2.5V (Except for 50ms during power up/down, where it is allowed to be $\leq 2.75V$). 				

3.1.2 Recommended Operating Conditions

Table 3-2. Recommended Operating Conditions

Characteristic	Symbol	Value	Unit	Notes
Core supply voltage	V_{DD}	see Table 3-5, Table 3-6, Table 3-7 and Table 3-8	V	
PLL supply voltage ¹	AV_{DD}	$2.80 \pm 50\text{mV}$	V	
PLL supply current, max	AI_{DD}	20	mA	
I/O supply voltage	OV_{DD}	$1.5 \pm 50\text{mV}$	V	
I/O supply current, max ²	OI_{DD}	2	A	
Input voltage	V_{IN}	GND to OV_{DD}	V	

Notes:

1. The PLL supply voltage has been adjusted to account for the maximum possible DC drop across the filter circuit. Refer to Section 5.3 "PLL Power Supply Filtering," on page 60.
2. This is the maximum I/O current. As noted in Table 3-6. *Power Consumption for Power-Optimized Parts* and Table 3-8. *Power Consumption for Standard Parts*, the actual I/O power varies between 1-3 Watts based on the speed of the PI interface, and whether the on board termination is used. Typically it is active, but in cases of the slower parts and layouts with parts in very close proximity, signal analysis may show that the PI terminations can be turned off.

3.1.3 Package Thermal Characteristics

Table 3-3. Package Thermal Characteristics

Characteristic	Symbol	Value	Unit
CBGA thermal conductance to back of die	θ_{JC}	0.1	$^{\circ}\text{C}/\text{W}$
CBGA thermal conductance to board	θ_{JB}	5.4	$^{\circ}\text{C}/\text{W}$

3.1.4 DC Electrical Specifications

Table 3-4. DC Electrical Specifications

Characteristic	Symbol	Voltage		Unit	Notes
		Minimum	Maximum		
SYSCLK, $\overline{\text{SYSCLK}}$ input high voltage	—	$0.7 \times \text{OV}_{\text{DD}}$	$\text{OV}_{\text{DD}} + 0.3$	V	1
SYSCLK, $\overline{\text{SYSCLK}}$ input low voltage	—	-0.3	$0.3 \times \text{OV}_{\text{DD}}$	V	1
Elastic Input (EI) input high voltage	V_{IH}	$(0.5 \times \text{OV}_{\text{DD}}) + 0.2$	—	V	2
Elastic Input (EI) input low voltage	V_{IL}	—	$(0.5 \times \text{OV}_{\text{DD}}) - 0.2$	V	2
Non-EI input high voltage	V_{IH}	$0.7 \times \text{OV}_{\text{DD}}$	—	V	3
Non-EI input low voltage	V_{IL}	—	$0.3 \times \text{OV}_{\text{DD}}$	V	3
Elastic Output (EO) output high voltage	V_{OH}	$0.78 \times \text{OV}_{\text{DD}}$	—	V	4
Elastic Output (EO) output low voltage	V_{OL}	—	$0.22 \times \text{OV}_{\text{DD}}$	V	4
Non-EO output high voltage, $I_{\text{OH}} = -2\text{mA}$	V_{OH}	$\text{OV}_{\text{DD}} - 0.2$	—	V	—
Non-EO output low voltage, $I_{\text{OL}} = 2\text{mA}$	V_{OL}	—	0.2	V	—
Open Drain (OD) output low, $I_{\text{OL}} = 2\text{mA}$ (CHKSTOP, I2CGO)	V_{OL}	—	0.2	V	5
Open Drain (OD) output low, $I_{\text{OL}} = 5\text{mA}$ (I2C)	V_{OL}	—	0.2	V	
Input leakage current, $V_{\text{IN}} = \text{OV}_{\text{DD}}$, $V_{\text{IN}} = 0\text{V}$	I_{IN}	—	60	μA	—
Hi-Z (off state) leakage current, $V_{\text{OUT}} = \text{OV}_{\text{DD}}$, $V_{\text{OUT}} = 0\text{V}$	I_{TSO}	—	60	μA	—
Input Capacitance, $V_{\text{IN}} = 0\text{V}$, $f = 1\text{MHz}$	C_{IN}	—	5.0	pF	6

Notes: See Table 3-2 on page 18 for recommended operating conditions.

1. SYSCLK differential receiver requires HSTL differential signaling level. See the JEDEC HSTL standard.
2. See the PowerPC 970FX Users Manual, Electrical Interface section. Minimum input must meet the EYE OPENING REQUIREMENTS of the link.
3. The JTAG signals TDI, TMS, and $\overline{\text{TRST}}$ do not have internal pullups; therefore, pullup must be added on the board. Pullups should be added and adjusted according to the system implementation. These input/outputs meet the DC specification in the JEDEC standard JESD8-11 for 1.5V Normal Power Supply Range.
4. A 100 Ω split terminator is the test load. Note a 40 Ω driver has an up level of $0.78 \times \text{OV}_{\text{DD}}$ for V_{OH} and $0.22 \times \text{OV}_{\text{DD}}$ at V_{OL} .
5. There are two open drain signals on this type of driver: CHKSTOP and I2CGO. The pullup for these nets depend on the t_{rise} time requirement, net load, and topology. The following are two bounding suggestions based on a point-to-point 50 Ω net with two lengths (5cm and 61cm). A 33 Ω series source terminator was added in both runs. A net of 61cm or 24 inches is recommended.

Examples:

500 Ω Pullup DC Low Level 0.18V @ Receiver
 Trise 0.2V - 0.8V = 55ns @ 61cm
 Trise 0.2V - 0.8V = 10ns @ 5cm

1K Ω Pullup DC Low Level 0.13V @ Receiver
 Trise 0.2V - 0.8V = 115ns @ 61cm
 Trise 0.2V - 0.8V = 20ns @ 5cm

6. Capacitance values are guaranteed by design and characterization, and are not tested.

3.1.5 Power Consumption

For recommended operating conditions, see *Table 3-2* on page 18.

Table 3-5. Power Consumption for Power-Optimized Parts

Frequency	Condition	Voltage	Full				F/2			Notes
			Power (W)	Power Int ¹ (W)	Doze Power	Nap Power	Power (W)	Doze Power	Nap Power	
1.0 GHz	Typical Average @ 65C	1.00V	11	-	-	-	-	-	-	3,4
	Maximum @ 85C		13	11.3	8	6	10	6	6	3,4
	Maximum @ 105C		14	12.2	-	-	-	-	-	2,3,4
1.2 GHz	Typical Average @ 65C	1.00V	13	-	-	-	-	-	-	3,4
	Maximum @ 85C		15	13.1	8	7	11	7	6	3,4
	Maximum @ 105C		16	13.9	-	-	-	-	-	2,3,4
1.4 GHz	Typical Average @ 65C	1.00V	15	-	-	-	-	-	-	3,4
	Maximum @ 85C		18	15.7	9	7	14	7	6	3,4
	Maximum @ 105C		19	16.5	-	-	-	-	-	2,3,4
1.6 GHz	Typical Average @ 65C	1.00V	17	-	-	-	-	-	-	3,4
	Maximum @ 85C		20	17.4	11	9	15	9	7	3,4
	Maximum @ 105C		21	18.3	-	-	-	-	-	2,3,4
2.0 GHz	Typical Average @ 65C	1.25V	40	-	-	-	-	-	-	3,4
	Maximum @ 85C		46	40	28	20	35	21	17	3,4
	Maximum @ 105C		50	43.5	-	-	-	-	-	2,3,4
2.2 GHz	Typical Average @ 65C	1.20V	48	-	-	-	-	-	-	3,4
	Maximum @ 85C		55	47.85	36	30	46	28	25	3,4
	Maximum @ 105C		60	52.2	-	-	-	-	-	2,3,4

Note: Maximum power at 85 C is the ONLY value that is guaranteed by Manufacturing Test. Values for Maximum @ 105C, Typical @ 65C, Nap, and Doze are not guaranteed by test. These values are to be used as characterization-based nominal values and are included for comparison purposes only.

Notes cited in Table rows and columns:

1. Maximum power numbers are measured by tester code that includes FP & VMX instructions. Characterization results indicate that similar power test code that is integer only is an average of 13% less. The values in this column are not tested but based on the characterization information. The FP and VMX units are automatically clock gated when not in use.
2. Maximum power is projected at the nominal V_{DD} worst case I_{ddq}, and max temperature as specified
3. Voltage tolerance is ± 50mV
4. These are core power only; O_{VDD} power of 1-3 Watts is not included



Table 3-6. Power Consumption for Power-Optimized Parts

Throttle Back F/2					
Frequency	Condition	Voltage	Power (W)	Doze Power	Nap Power
1.0 GHz	Maximum @ 65C	1.00V	10	6	5
1.2 GHz	Maximum @ 65C	1.00V	11	6	5
1.4 GHz	Maximum @ 65C	1.00V	13	7	6
1.6 GHz	Maximum @ 65C	1.00V	14	8	7
2.0 GHz	Maximum @ 65C	1.10V	23	11	9
2.2 GHz	Maximum @ 65C	1.10V	33	17	15

Notes:

1. Maximum power at 85 C is the ONLY value that is guaranteed by Manufacturing Test. Values for Maximum @ 105C, Typical @ 65C, Nap, and Doze are not guaranteed by test. These values are to be used as characterization-based nominal values and are included for comparison purposes only.
2. Maximum power is projected at the nominal V_{DD} worst case I_{ddq}, and max temperature as specified
3. Voltage tolerance is ± 50mV
4. These are core power only; OV_{DD} power of 1-3 Watts is not included

Table 3-7. Power Consumption for Standard Parts

Frequency	Condition	Voltage	Full				F/2			Notes
			Power (W)	Power Int ¹	Doze Power	Nap Power	Power (W)	Doze Power	Nap Power	
1.6 GHz	Typical Average @ 65C	1.10V	23		-	-	-	-	-	3,4
	Maximum @ 85C		27	23.5	17	13	21	13	11	3,4
	Maximum @ 105C		29	25.2	-	-	-	-	-	2,3,4
1.8 GHz	Typical Average @ 65C	1.15V	30		-	-	-	-	-	3,4
	Maximum @ 85C		35	30.5	21	17	27	17	15	3,4
	Maximum @ 105C		38	33.1	-	-	-	-	-	2,3,4
2.0 GHz	Typical Average @ 65C	1.25V	48		-	-	-	-	-	3,4
	Maximum @ 85C		55	47.85	38	31	46	30	27	3,4
	Maximum @ 105C		60	52.2	-	-	-	-	-	2,3,4
2.2 GHz	Typical Average @ 65C	1.25V	61		-	-	-	-	-	3,4
	Maximum @ 85C		70	60.9	49	43	62	39	37	3,4
	Maximum @ 105C		76	66.1	-	-	-	-	-	2,3,4

Table 3-7. Power Consumption for Standard Parts

Note: Maximum power at 85C is the ONLY value that is guaranteed by Manufacturing Test. Values for Maximum @ 105C, Typical @ 65C, Nap, and Doze are not guaranteed by test. These values are to be used as characterization-based nominal values and are included for comparison purposes only.

Notes cited in Table rows and columns:

1. Maximum power numbers are measured by tester code that includes FP & VMX instructions. Characterization results indicate that similar power test code that is integer only is an average of 13% less. The values in this column are not tested but based on the characterization information. The FP and VMX units are automatically clock gated when not in use.
2. Maximum power is projected at the nominal V_{DD} worst case Iddq, and max temperature as specified
3. Voltage tolerance is $\pm 50\text{mV}$
4. These are core power only; OV_{DD} power of 1-3 Watts is not included

Table 3-8. Power Consumption for Standard Parts

Throttle Back F/2					
Frequency	Condition	Voltage	Power (W)	Doze Power	Nap Power
1.6 GHz	Maximum @ 65C	1.00V	15	8	7
1.8 GHz	Maximum @ 65C	1.10V	22	13	11
2.0 GHz	Maximum @ 65C	1.10V	29	16	13
2.2 GHz	Maximum @ 65C	1.10V	38	19	17

1. Maximum power at 85 C is the ONLY value that is guaranteed by Manufacturing Test. Values for Maximum @ 105C, Typical @ 65C, Nap, and Doze are not guaranteed by test. These values are to be used as characterization-based nominal values and are included for comparison purposes only.
2. Maximum power is projected at the nominal V_{DD} worst case Iddq, and max temperature as specified
3. Voltage tolerance is $\pm 50\text{mV}$
4. These are core power only; OV_{DD} power of 1-3 Watts is not included

3.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the PPC 970FX. After fabrication, parts are sorted by maximum processor core frequency as shown in *Section 3.3* on page 23, and tested for conformance to the AC specifications for that frequency. The processor core frequency is determined by the SYSCLK and the settings of the PLL_MULT signal.

This section only describes asynchronous and mode-select inputs and outputs. For bus timing information, see the PowerPC 970FX Users Manual.

3.3 Clock AC Specifications

Table 3-9 provides the clock AC timing specifications as defined in *Figure 3-1 Clock Differential HSTL Signal*.


Table 3-9. Clock AC Timing Specifications

Call Out Number	Characteristic	Value		Unit	Notes
		Minimum	Maximum		
—	SYSCLK frequency	100	300	MHz	1, 2, 4
—	SYSCLK input jitter (cycle to cycle)	—	±75	ps	4
1	SYSCLK rise and fall time	—	500	ps	3, 4
2	SYSCLK and $\overline{\text{SYSCLK}}$ input high voltage	—	$OV_{DD}+0.3$	V	4
3	SYSCLK and $\overline{\text{SYSCLK}}$ input low voltage	-0.3	—	V	4
4	Differential Crossing Point Voltage	$0.4 \times OV_{DD}$	$0.6 \times OV_{DD}$	V	4
5	Differential voltage	0.385	1.6	V	4,7
—	PLL lock time	—	800	μSec	4, 6
—	Duty Cycle	40%	60%	—	—

Notes:

- Important:** Processor frequency is determined by PLL_MULT and SYSCLK input frequency. PLL_RANGE(1:0) must be set to the correct values for expected processor frequency. Consult *Table 5-2. PowerPC 970FX PLL Configuration on page 58* for the allowable frequency range for these pins.
- PPC 970FX minimum processor frequency will be determined by characterization. The minimum frequency is an estimation.
- Rise and fall times for the SYSCLK inputs are measured from 0.4 to 1.0V.
- Important:** The data in this table is based on simulation and may be revised after hardware characterization.
- For a timing diagram, see *Figure 3-1*.
- Guaranteed by design and not tested.
- The differential voltage is the minimum peak to peak voltage on both the SYSCLK and $\overline{\text{SYSCLK}}$ pins (similar to what would be measured with single ended oscilloscope probes).

Figure 3-1. Clock Differential HSTL Signal



To determine the processor clock, multiply the SYSCLK by one of the following:

- 12 for PLL_MULT = 0
- 8 for PLL_MULT = 1

For more information about the PLL configuration, see Table 5-2 on page 58.

3.4 Processor-Clock Timing Relationship Between PSYNC and SYSCLK


Table 3-10 and Figure 3-2 provide a description of the processor-clock timing relationship between PSYNC and SYSCLK.

Table 3-10. Processor-Clock Timing Relationship Between PSYNC and SYSCLK

Call Out Number	Characteristic		Value		Unit
			Minimum	Maximum	
1	Setup time	t_{SETUP}	0.8	—	ns
2	Hold time	t_{HOLD}	0.8	—	ns
3	Guard time	t_{GUARD}	0.8	—	ns

Note: For a timing diagram, see Figure 3-2 on page 25 .

Figure 3-2. Processor-Clock Timing Relationship Between PSYNC and SYSCLK



Notes:

1. The maximum rate of occurrence between PSYNCS is 48 processor clock cycles independent of the PLL multiplier (12 or 8). One pulse per 24 SYSCLKS is suggested.
2. The legend for this figure is provided by callout numbers in *Table 3-10* on page 24.


3.5 Processor Interconnect Specifications

3.5.1 Electrical and Physical Specifications

3.5.1.1 Source Synchronous Bus (SSB)

Figure 3-3 depicts a representative block diagram of an SSB for a PowerPC 970FX Processor Interconnect implementation. Each SSB consists of three major subsections: the drive side, the module-to-module interconnect, and the receive side. Data is first either Balance-Coding-Method (BCM) encoded or checksummed, then clock-phase multiplexed, and finally launched from the drive side onto the module interconnect. The receive side includes far-end termination and circuitry to demultiplex, deskew data, align clocks, and synchronize the received data.

Figure 3-3. Block Diagram of an SSB for a Processor Interconnect Implementation



3.5.1.2 Drive Side Characteristics

Figure 3-4 shows a typical implementation for a single-ended line. The drivers are of the push-pull type with a nominal impedance (R_0 of 20 ohms) that overdrives the line impedance. The nominal swing at the receiver, terminated with resistance (TR_0 of 110 ohms) to each rail, is 13% OV_{DD} to 87% OV_{DD} . R_0 is 20 ohms when the driver is in the low output impedance mode. The 20 ohm setting is suitable for all bus speeds. The PPC970FX has a 40 ohm nominal output impedance mode that is suitable for bus speeds below 800 MT/s in some applications.

The maximum skew between any of the outputs is 150 ps at the BGA pin. The maximum interconnect skew on the card(s) between any two outputs must be less than 150 ps. The interconnect skew on the card(s) between any two inputs must be less than 300 ps.

Figure 3-4. Typical Implementation for a Single-ended Line




Table 3-11. Processor Interconnect SSB Driver Specifications

Symbol	Description	Minimum	Typical	Maximum	Units	Notes
V_{OHDC}	High output level at DC		0.87 OV_{DD}		mV	
V_{OLDC}	Low output level at DC		0.13 OV_{DD}		mV	
T_{DR}	Driver rise time	70	133	171	ps	20% to 80% of swing
T_{DF}	Driver fall time	81	155	162	ps	20% to 80% of swing
Z_D	Driver output impedance	15	20	25	Ohms	Low Ohm mode
Z_D	Driver output impedance	30	40	50	Ohms	High Ohm mode

3.5.1.3 Module-to-Module Interconnect Characteristics

All traces are to be routed as striplines or microstrip. The tolerance on trace impedance is 10%. Care must be taken when mixing transmission line styles to manage propagation delay differences. The clock delay should be longer than the longest data delay for bus speeds at or above 1.1 Gb/s or on lines above 13 cm.

Table 3-12. Processor Interconnect SSB PCB Trace Specifications

Symbol	Description	Minimum	Typical	Maximum	Units	Notes
L_{SSB}	Trace length			18	cm	For transfer speeds of 1.5G/s.
				22.5	cm	For transfer speeds of 1.0G/s.
Z_0	Trace impedance	45	50	55	Ohms	
S_{DPCB}	PCB data trace skew			150	ps	


3.5.1.4 Receive Side Characteristics

The receive side contains far-end termination circuitry as shown in *Figure 3-4* for the single-end lines. The total skew from the drive side to the module input pins on the receive side is 350ps ($S_{DS} + S_{PCB}$) between any two signals (clocks or data). The differential clock termination scheme is shown in *Figure 3-5*. All receivers are pseudo-differential with reference to $V_{REF-SSB}$ and with common-mode rejection of at least $0.5 \times V_{DD}$. $V_{REF-SSB}$ may be generated internally by the receive-side circuitry or may be derived from the supply voltage.

Table 3-13. Processor Interconnect SSB Receiver Specifications

Symbol	Description	Minimum	Typical	Maximum	Units	Notes
$V_{REF-SSB}$	SSB reference voltage		$0.5 \times OV_{DD}$		mV	$(V_{OHDC} + V_{OLDC})/2$
$Bclk_{DC}$	Bus clock duty cycle	48	50	52	%	
TR0	Single-ended terminator	83	110	137	Ohms	110 +/-25%

Figure 3-5. Differential Clock Termination Circuitry



For high-performance operation, the PI supports the inclusion and operation of receive-side circuitry for clock alignment and individual bit-level deskew. An initialization alignment procedure (IAP) is activated at power-on reset (POR) for bit-level deskew and clock alignment. The IAP uses delay elements in the receive-side circuitry to first equalize the delay of the incoming data signals and then center the clock transition in the timing window. The timing parameters for the delay elements and flip-flops that register the data signals are summarized in *Table 3-14*.

Table 3-14. Processor Interconnect SSB Timing Parameters for the Deskew and Clock Alignment

Symbol	Description	Minimum	Typical	Maximum	Units	Notes
T_{BIT}	Bit time		$1/(2 \times Bclk)$		ns	
T_{DED}	Delay element time increment	18	25	35	ps	Thirty-one delay elements for data
T_{DEC}	Delay element time increment	18	25	35	ps	Sixty-four delay elements for clock

Figure 3-6. Post-IAP Eye Opening




Table 3-15. Eye-Size Requirements

Bit Rate (Mb/s)	CPU Bus Ratio	CPU Core (MHz)	Step Time (ps)	Eye Requirement (ps)	Bit Time (ps)	Eye/Bit Time	V_{EYE} (Minimum)
400	3	1200	31.9	863	2500	34.5%	150mv
450	3	1350	31.9	797	2222.2	34.5%	150mv
500	3	1500	31.9	744	2000	37.2%	150mv
500	2	1000	31.9	744	2000	37.2%	150mv
666	3	1998	27.8	605	1501.5	40.3%	150mv
666	2	1332	31.9	625	1501.5	41.6%	150mv
866	2	1732	31.9	544	1154.7	47.1%	150mv
1066	2	2132	26.0	465	938.1	49.6%	150mv

3.6 Input AC Specifications

This section provides specifications for pins: $\overline{\text{INT}}$, $\overline{\text{MCP}}$, $\overline{\text{QACK}}$, $\overline{\text{HRESET}}$, $\overline{\text{SRESET}}$, $\overline{\text{TBEN}}$, $\overline{\text{THERM_INT}}$, and $\overline{\text{TRIGGERIN}}$.

Table 3-16, Table 3-17, and Table 3-18 provide the input AC timing specifications as defined in Figure 3-7.

Table 3-16. Input AC Timing Specifications

Call Out Number	Characteristic	Value		Unit
		Minimum	Maximum	
1	Rise time	—	<1	ns
2	Pulse width	10	—	ns
3	Fall time	—	<1	ns

Table 3-17. Input AC Timing Specifications for $\overline{\text{TBEN}}$

Call Out Number	Characteristic	Value		Unit
		Minimum	Maximum	
1	Rise time	—	<1	ns
2	Pulse width	$8 \cdot T_{\text{full}}^1$	—	ns
3	Fall time	—	<1	ns


1. T_{full} is the clock period of the full frequency processor clock.

Table 3-18. Input AC Timing Specifications for $\overline{\text{HRESET}}$

Call Out Number	Characteristic	Value		Unit
		Minimum	Maximum	
1	Rise time	—	<1.5	ns
2	Pulse width	50	—	ns
3	Fall time	—	<1.5	ns

Note: For bus timing information, refer to Section 3.5 of the *PowerPC 970FX Users Manual*.

Figure 3-7. Asynchronous Input Timing



3.6.1 TBEN Input Pin

The TBEN input pin can be used as either an enable for the internal timebase/decrementer or as an external clock input. The mode is controlled by the setting of HID0 bit 19. When this bit is 0, the timebase and decrementer update at 1/8th the processor core frequency whenever TBEN is high (traditional enable mode). When HID0 bit 19 is 1, the timebase and decrementer are clocked by the rising edge of TBEN (external clock input mode). When the external clock input mode is used the TBEN input frequency must not exceed 1/16th of the core processor's maximum frequency.

3.7 Asynchronous Output Specifications

This section describes the asynchronous outputs and bi-directionals. Timing information is not provided because these signals are launched by the internal processor clock.

Table 3-19, Table 3-20, and Table 3-21 list the signals for the asynchronous outputs and bi-directionals (BiDi).

Table 3-19. Asynchronous Type Output Signals

Pin	Description	Comment	Pin
ATTENTION	Attention	To service processor	AD12
$\overline{\text{QREQ}}$	Quiesce request	Power management	AB12
TRIGGEROUT		Debug only	N19

Note: No reference to SYSCLK because this output is launched by the (internal) processor clock.

Table 3-20. Asynchronous Open Drain Output Signals

Pin	Description	Comment	Pin
I2CGO	I ² C interface go	Arbitration I ² C and JTAG	N22

Notes:
 The rise/fall times are measured at 20% to 80% of the input signal swing.
 No reference to SYSCLK because this output is launched by the (internal) processor clock.
 Pull up resistor = TBD

Table 3-21. Asynchronous Open Drain Bidirectional (BiDi) Signals

Pin	Description	Comment	Pin
$\overline{\text{CHKSTOP}}$	Checkstop signal input/output		R20

Notes:
 No reference to SYSCLK because this output is launched by the (internal) processor clock.
 Pull up resistor = TBD

3.8 Mode Select Input Timing Specifications

This section provides timing specifications for the mode-select pins. These pins are sampled by $\overline{\text{HRESET}}$.

Table 3-22 provides the input AC timing specifications as defined in Figure 3-8 on page 34 . The mode-select signals and debug pins are listed in Table 3-23 on page 35 and Table 3-24 on page 35.


Table 3-22. Input AC Timing Specifications

Call Out Number	Characteristic	Value		Unit	Notes
		Minimum	Maximum		
1	$\overline{\text{HRESET}}$ Width	>1	—	ms	—
2	$\overline{\text{BYPASS}}$ Width	200	—	μs	—
3	Mode select signal setup	20	—	Processor clocks	1, 5
4	Mode select inputs hold time	1000	—	Processor clocks	1
5	PLL control signal setup	20	—	Processor clocks	2,3
6	PLL control inputs hold time	20	—	Processor clocks	2,3

Notes:

1. Mode select pins must not change level sooner than 20 processor clocks before the falling edge of $\overline{\text{HRESET}}$ and must be held for a minimum of 1000 processor clocks after the rising edge of $\overline{\text{HRESET}}$.
2. PLL control pins must not change level earlier than 20 processor clocks before the rising edge of $\overline{\text{BYPASS}}$ and must be held for a minimum of 20 processor clocks after the rising edge of $\overline{\text{HRESET}}$.
3. PLL control inputs must not change while $\overline{\text{HRESET}}$ is low.
4. For a timing diagram, see Figure 3-8 on page 34 and Figure 3-9 on page 36 .
5. Guaranteed by design and not tested.

Figure 3-8. $\overline{\text{HRESET}}$ and $\overline{\text{BYPASS}}$ Timing Diagram



Notes:

1. These timings refer to the following pins: BUS_CFG(0:2), PROCID(0:2).
2. These timings refer to the following pins: CKTERM_DIS, PLL_MULT, and PLL_RANGE(1:0).
These pins may only be changed by driving HRESET and BYPASS low.
3. HRESET and BYPASS may be low during initial IPL stages and not have to transition power prior to reference time A
4. PLL control inputs must not change while HRESET is low.
5. The legend for this figure is provided by callout number in Table 3-22 on page 33.

Table 3-23. Mode Select Type Input Signals

Pin	Description	Comment	Pin
BUS_CFG(0:2)	Bus configuration	Select processor clock to bus clock ratio	AA19, AC19, AB16
CKTERM_DIS	Clock receiver termination	Disable internal clock receiver terminator	AA14
PLL_MULT	Select between multiplier 8 or 12		AA8
PLL_RANGE(1:0)	PLL range select		AA9, AB7
PROCID(0:2)	Processor ID	For multi processor environment	L19, M19, M18

Table 3-24. Debug Pins

Pin	Description	Comment	Pin
$\overline{\text{AVP_RESET}}$		For manufacturing test only	W23
EI_DISABLE		Turns off elasticity in the processor interface.	P20
GPULDBG	970FX debug	Pull up to OV_{DD} for debug mode, JTAG - I ² C interaction	AA22

3.9 Spread Spectrum Clock Generator (SSCG)

3.9.1 Design Considerations

When designing with the Spread Spectrum Clock Generator (SSCG), there are several design issues that must be considered as described in this section. SSCG creates a controlled amount of long-term jitter. For a receiving PLL in the PowerPC 970FX to operate in this environment, it must be able to accurately track the SSCG clock jitter.


Note: The accuracy to which the PowerPC 970FX PLL can track the SSCG clock is called the *tracking skew*.

The following SSCG configuration is recommended:

- Down spread mode, less than or equal to 1% of the maximum frequency
- A modulation frequency of 30KHz
- A cubic sweep profile, also called a *Hershey Kiss*^{TM1} profile (as in a Lexmark² profile), as shown in *Figure 3-9*.

In this configuration the tracking skew is less than 100ps.

Figure 3-9. Spread Spectrum Clock Generator (SSCG) Modulation Profile



1. Hershey Kiss is a trademark of Hershey Foods Corporation.
2. See patent 5,631,920.

3.10 I²C and JTAG

3.10.1 I²C Bus Timing Information

The I²C bus specification can be downloaded from Philips Semiconductors web site at <http://semiconductors.philips.com>.

The PPC 970FX I²C bus is limited to a speed of 50KHz for the standard-mode timing specification and does not support the high-speed (Hs-mode) or fast-mode timing.

The PPC 970FX I²C pins are limited to OV_{DD} voltages. Level shifting and/or pullups may be required to interface to higher voltage devices. See the Philips I²C bus specifications for recommendations on level shifting and pullups.

Note: To avoid problems in determining the proper pullup resistor value, it is recommended that level-shifted 970FX I²C bus pins not be wired together with non-970FX parts in a system. Each 970FX should have its own private level shifter.

3.10.2 IEEE 1149.1 AC Timing Specifications

Table 3-25 provides the IEEE 1149.1 (JTAG) AC timing specifications as defined in *Figure 3-10* on page 38 and *Figure 3-11* on page 39 . The five JTAG signals are as follows:

1. TDI
2. TDO
3. TMS
4. TCK
5. TRST

Note: The following are some of the PowerPC 970FX's non-standard IEEE AC timing implementations:

1. Refer to *Section 3.9.3 I²C and JTAG Considerations* to determine pullups/pulldowns for configuration of TCK, TDI, and TMS
2. Systems using multiple PowerPC 970FXs in multiprocessor configurations should not daisy chain JTAG scan chains if I²C is supported. They should connect the JTAG scan chains in parallel (TCK, TDI, etc., tied together) and use separate TMS inputs to select each 970 processor for JTAG access.
3. JTAG operations need the core clock to be operating usually with PLL in bypass. CLKIN and $\overline{\text{CLKIN}}$ must receive at least 16 pulses for TCK down level and 16 pulses for TCK up level.

Table 3-25. JTAG AC Timing Specifications (Dependent on SYSCLK)

Call Out Number	Characteristic	Minimum	Maximum	Unit	Notes
—	TCK frequency of operation	TBD	1/16	Core processor frequency	1, 5

Notes:

1. TCK frequency is limited by the core processor frequency.
2. Processor clock cycles.
3. Guaranteed by characterization and not tested.
4. Minimum specification guaranteed by characterization and not tested.
5. JTAG timings are dependent on an active SYSCLK.
6. For a timing diagram, see *Figure 3-10* on page 38 and *Figure 3-11* on page 39 .

Table 3-25. JTAG AC Timing Specifications (Dependent on SYSCLK)

Call Out Number	Characteristic	Minimum	Maximum	Unit	Notes
1	TCK cycle time	32	—	Processor clocks	2, 5
2	TCK clock pulse width	15	—	Processor clocks	2, 5
3	TCK rise and fall times	0	2	ns	3, 5
4	TMS, TDI data setup time	0	—	ns	5
5	TMS, TDI data hold time	15	—	ns	5
6	TCK to TDO data valid	2.5	12	ns	4, 5
7	TCK to TDO high impedance	3	9	ns	3, 5
8	TCK to output data invalid (output hold)	0	—	ns	5

Notes:

1. TCK frequency is limited by the core processor frequency.
2. Processor clock cycles.
3. Guaranteed by characterization and not tested.
4. Minimum specification guaranteed by characterization and not tested.
5. JTAG timings are dependent on an active SYSCLK.
6. For a timing diagram, see *Figure 3-10* on page 38 and *Figure 3-11* on page 39 .

Figure 3-10. JTAG Clock Input Timing Diagram





Figure 3-11 provides the test access port timing diagram.

Figure 3-11. Test Access Port Timing Diagram



3.10.3 I²C and JTAG Considerations

For systems using only JTAG, TDO should be pulled up (tied to OV_{DD}), and the I²C data and clock pins should also be tied to OV_{DD} . For systems using only I²C, TCK, TMS, TDO, and TDI should be pulled down. If the system needs to support both JTAG and I²C access, pulldown resistors must be implemented on the JTAG pins. These resistors maintain the proper state on the JTAG pins when I²C access is active. These pulldown resistors must be able to be overridden for JTAG operation. Additionally, the JTAG driver hardware connected to the 970FX should drive its outputs low (on TCK, TMS, TDI) when JTAG is idle. Systems using multiple PowerPC 970FXs in multiprocessor configurations should not daisy chain JTAG scan chains if I²C is supported. They should connect the JTAG scan chains in parallel (TCK, TDI, etc., tied together) and use separate TMS inputs to select each 970 processor for JTAG access.

Note: \overline{TRST} should always be pulled up to OV_{DD} on the PowerPC 970FX.

3.10.4 Boundary Scan Considerations

The PowerPC 970FX does not support the BSDL standard for implementing boundary scan testing. The IBM technical library contains an application note titled *PowerPC 970FX Boundary Scan*, which describes a method of producing the equivalent function.

4. PowerPC 970FX Microprocessor Dimension and Physical Signal Assignments

IBM's PPC 970FX uses a ceramic ball grid array (CBGA) that supports 576 balls. Two different substrates are used for the PowerPC 970FX. Both packages are shown. Note that they are identically dimensioned.

4.1 ESD Considerations

Appropriate ESD handling procedures should be implemented and maintained for any facilities handling this component.

This product has been ESD tested to meet or exceed the JEDEC spec for:

- HBM - Class 1B
- CDM - Class II
- MM - Class A.

4.2 Mechanical Packaging

4.2.1 Leaded Package Version

Figure 4-1 and *Figure 4-2* show the side and top views of the packages including the height from the top of the die to the bottom of the solder balls. *Figure 4-3* shows a bottom view of the PowerPC 970FX.

Figure 4-1. PPC 970FX Microprocessor for Mechanical Package, Leaded, for DD3.0x Parts (top and side)







Figure 4-2. PPC 970FX Microprocessor Mechanical Package, Leaded, for DD3.1x Parts (top and side)



Legend

①	DATUM A is the center plane of feature labeled DATUM A.
②	DATUM B is the center plane of feature labeled DATUM B.
3	Unless otherwise specified part is symmetrical about centerlines defined by DATUMS A and B.
4	Where not otherwise defined, centerlines indicated are to be interpreted as a datum frame work, established by DATUM D, A, and B respectively.
⑦	This line defines the approximate boundary configuration of encapsulant as dispensed. For underfill requirements see IBM Engineering Specification 71X8781 Module Encapsulation Specification.

Figure 4-3. PPC 970FX Microprocessor Bottom Surface Nomenclature of Mechanical Package, Leaded, CBGA Package



4.2.2 Reduced-Lead Package Version

This section describes the reduced-lead package, as indicated by the 'R' in the Package code field of the part number. For the reduced lead package, lead-free solder is used for the substrate capacitors and the BGA balls on the bottom of the package. Standard high melting point 97Pb3Sn solder (exempted by EU RoHS legislation) is used for the C4 balls that connect the die to the substrate. The resulting module is RoHS compatible.

All Datasheet electrical specifications apply equally to standard and reduced-lead parts.

4.2.2.1 Mechanical Specifications

The solder balls on the bottom of the reduced-lead package are slightly smaller, which will decrease the overall module height when assembled onto a board. Heatsink solutions should be modified accordingly

Table 4-1. Leaded and Reduced-Lead Package, Layout, and Assembly Differences

Package	JEDEC MSL	Solder Ball Composition	Solder Ball Diameter	CBGA Substrate I/O Pad Diameter	Card Solder Mask Opening Diameter	Card Solder Screen Diameter	Card Pad Diameter
Leaded	1	Sn 10% Pb 90%	31.5 (0.80)	31.5 (0.80)	31.5 (0.80)	26.5mil opening in 7.5mil thick stencil, 2500-4600 cubic mils	27.5 (0.70)
Reduced Lead	3	Sn 95.5% Ag 3.8% Cu 0.7%	25 (0.635)	31.5 (0.80)	28 (0.72)	23mil opening in 4mil thick stencil, 1400-2000 cubic mils	24 (0.61)

Note: All dimensions in mils unless noted. Dimensions in parenthesis are in mm.

4.2.2.2 Assembly Considerations

The reduced-lead package is compatible with a 260C lead-free card assembly reflow profile. Refer to the INEMI Consortium, www.inemi.org, for industry-standard assembly and rework information. The coplanarity specification for the reduced-lead CBGA, like other single melt BGA packages, is 0.20 mm (8mil). The qualification testing included a lead-free water soluble solder paste with type 3 mesh size (-325/+500). The solder alloy is 95.5% Sn, 4.0% Ag, and 0.5% Cu, with a 90% metal loading. The paste viscosity range is 600 to 800 Kcps. The thickness of the stencil is 4 mils and the aperture size is 23 mil diameter. The target solder paste volume range is between 1400 to 2000 cubic mils. Achieving the correct paste volume is necessary for eliminating solder shorts and producing high reliability solder joints. The actual solder paste volume from the qualification build ranged from 1750 to 2000 cubic mils.

Another change is the JEDEC Moisture Sensitivity Level, which is MSL 3 for the reduced-lead package. Storage and assembly protocols should be modified accordingly.

Figure 4-4 and Figure 4-5 show the side and top views of the packages including the height from the top of the die to the bottom of the solder balls. Figure 4-6 shows a bottom view of the PowerPC 970FX.

Figure 4-4. PPC 970FX Microprocessor for Mechanical Package, Reduced-Lead, for DD3.0x Parts (top and side)





Figure 4-5. PPC 970FX Microprocessor Mechanical Package, Reduced-Lead, for DD3.1 Parts (top and side)



Legend	
①	DATUM A is the center plane of feature labeled DATUM A.
②	DATUM B is the center plane of feature labeled DATUM B.
3	Unless otherwise specified part is symmetrical about centerlines defined by DATUMS A and B.
4	Where not otherwise defined, centerlines indicated are to be interpreted as a datum frame work, established by DATUM D, A, and B respectively.
⑦	This line defines the approximate boundary configuration of encapsulant as dispensed. For underfill requirements see IBM Engineering Specification 71X8781 Module Encapsulation Specification.

Figure 4-6. PPC 970FX Microprocessor Bottom Surface Nomenclature of Reduced-Lead CBGA Package






Figure 4-7. PPC 970FX Ball Placement (Top View)

AD24 GND	AD23 OVDD	AD22 TMS	AD21 TK0	AD20 GND	AD19 OVDD	AD18 MCF	AD17 TBE0	AD16 GND	AD15 OVDD	AD14 PSYNC_OUT	AD13 TDO	AD12 ATTENTION	AD11 LSSD_S TOP_EN ABLE	AD10 GND	AD9 OVDD	AD8 LSSD_STO PC2_ENA BLE	AD7 LSSD_STO PC2STAR_ ENABLE	AD6 GND	AD5 VDD	AD4 GND	AD3 VDD	AD2 GND	AD1 OVDD	A D
AC24 BI_MOD E	AC23 GND	AC22 VDD	AC21 GND	AC20 VDD	AC19 BUS_CF G1	AC18 VDD	AC17 GND	AC16 C1_UND _GLOBA L	AC15 C2_UND _GLOBA L	AC14 VDD	AC13 GND	AC12 VDD	AC11 GND	AC10 PULSE_ SEL2	AC9 PULSE_ SEL0	AC8 VDD	AC7 GND	AC6 VDD	AC5 GND	AC4 VDD	AC3 GND	AC2 VDD	AC1 GND	A C
AB24 SYNC_E NABLE	AB23 VDD	AB22 GND	AB21 TDI	AB20 GND	AB19 INT	AB18 GND	AB17 VDD	AB16 BUS_CF G2	AB15 VDD	AB14 GND	AB13 VDD	AB12 QREQ	AB11 PULSE_ SEL1	AB10 GND	AB9 VDD	AB8 GND	AB7 PLL_RANG ED	AB6 RAMST OP_ENA BLE	AB5 LSSDM ODE	AB4 SRESET	AB3 VDD	AB2 GND	AB1 VDD	A B
AA24 OVDD	AA23 GND	AA22 GPULDBG	AA21 GND	AA20 IZCCK	AA19 BUS_CF G0	AA18 VDD	AA17 GND	AA16 VDD	AA15 GND	AA14 CKTER M_DIS	AA13 SPARE	AA12 AFN	AA11 GND	AA10 PSYNC	AA9 PLL_RA NGE1	AA8 PLL_MULT	AA7 GND	AA6 OVDD	AA5 RT	AA4 VDD	AA3 GND	AA2 VDD	AA1 DIODEN EG	A A
Y24 GND	Y23 VDD	Y22 VDD	Y21 IZCCK	Y20 GND	Y19 VDD	Y18 GND	Y17 OVDD	Y16 GND	Y15 VDD	Y14 GND	Y13 OVDD	Y12 GND	Y11 VDD	Y10 GND	Y9 VDD	Y8 GND	Y7 VDD	Y6 GND	Y5 VDD	Y4 GND	Y3 VDD	Y2 GND	Y1 DIODEP OS	Y
W24 OVDD	W23 AVP_RE SET	W22 PLLTEST	W21 GND	W20 TRST	W19 GND	W18 VDD	W17 GND	W16 VDD	W15 GND	W14 VDD	W13 GND	W12 VDD	W11 GND	W10 VDD	W9 GND	W8 VDD	W7 GND	W6 VDD	W5 GND	W4	W3 GND	W2 VDD	W1 GND	W
V24 BYPASS	V23 PSRO0	V22 THERM _INT	V21 OACK	V20 HRESET	V19 VDD	V18 GND	V17 VDD	V16 GND	V15 VDD	V14 GND	V13 VDD	V12 GND	V11 VDD	V10 GND	V9 VDD	V8 GND	V7 VDD	V6 GND	V5 PSRO_ Enable	V4 GND	V3 VDD	V2 GND	V1 VDD	V
U24 DI2	U23 GND	U22 VDD	U21 GND	U20 VDD	U19 LSSD_S CAN_EN ABLE	U18 VDD	U17 GND	U16 VDD	U15 GND	U14 VDD	U13 GND	U12 VDD	U11 GND	U10 VDD	U9 GND	U8 VDD	U7 GND	U6 VDD	U5 GND	U4 VDD	U3 GND	U2 VDD	U1 GND	U
T24 GND	T23 VDD	T22 SYSCLK	T21 OVDD	T20 PLL_LO CK	T19 PLLTES TOUT	T18 GND	T17 VDD	T16 GND	T15 OVDD	T14 GND	T13 VDD	T12 GND	T11 OVDD	T10 GND	T9 VDD	T8 GND	T7 VDD	T6 GND	T5 VDD	T4 GND	T3 VDD	T2 KVPRB GND	T1 VDD	T
R24 ANALOG_GND	R23 GND	R22 SYSCLK	R21 GND	R20 CHKST OP	R19 GND	R18 VDD	R17 GND	R16 VDD	R15 GND	R14 VDD	R13 GND	R12 VDD	R11 GND	R10 VDD	R9 GND	R8 VDD	R7 GND	R6 VDD	R5 GND	R4 VDD	R3 GND	R2 KVPRB DD	R1 Z_SENS E	R
P24 AVDD	P23 VDD	P22 GND	P21 VDD	P20 EL_DISA BLE	P19 VDD	P18 GND	P17 OVDD	P16 GND	P15 VDD	P14 GND	P13 VDD	P12 GND	P11 VDD	P10 GND	P9 VDD	P8 GND	P7 VDD	P6 GND	P5 VDD	P4 GND	P3 VDD	P2 Z_OUT	P1 VDD	P
N24 OVDD	N23 GND	N22 IZCGO	N21 TRIGGER IN	N20 VDD	N19 TRIGGE ROUT	N18 VDD	N17 GND	N16 VDD	N15 GND	N14 VDD	N13 GND	N12 VDD	N11 GND	N10 VDD	N9 GND	N8 VDD	N7 GND	N6 VDD	N5 GND	N4 VDD	N3 ADOUT0	N2 VDD	N1 SPARE_ GND	N
M24 GND	M23 VDD	M22 GND	M21 VDD	M20 GND	M19 PROCID 1	M18 PROCID 2	M17 VDD	M16 GND	M15 VDD	M14 GND	M13 VDD	M12 GND	M11 VDD	M10 GND	M9 OVDD	M8 GND	M7 VDD	M6 GND	M5 VDD	M4 GND	M3 ADOUT4	M2 GND	M1 OVDD	M
L24 SRIN0	L23 GND	L22 SRINT	L21 SRIN1	L20 VDD	L19 PROCID 0	L18 VDD	L17 GND	L16 OVDD	L15 GND	L14 VDD	L13 GND	L12 VDD	L11 GND	L10 OVDD	L9 GND	L8 VDD	L7 GND	L6 VDD	L5 GND	L4 VDD	L3 SROUT0	L2 SROUT0	L1 ADOUT3	L
K24 SRIN0	K23 VDD	K22 ADIN6	K21 OVDD	K20 VDD	K19 GND	K18 OVDD	K17 GND	K16 VDD	K15 VDD	K14 GND	K13 VDD	K12 GND	K11 VDD	K10 GND	K9 VDD	K8 GND	K7 VDD	K6 GND	K5 OVDD	K4 ADOUT5	K3 ADOUT2	K2 ADOUT6	K1 GND	K
J24 ADIN8	J23 GND	J22 ADIN3	J21 ADIN1	J20 VDD	J19 GND	J18 OVDD	J17 GND	J16 VDD	J15 GND	J14 OVDD	J13 GND	J12 VDD	J11 GND	J10 OVDD	J9 GND	J8 OVDD	J7 GND	J6 VDD	J5 GND	J4 VDD	J3 GND	J2 VDD	J1 OVDD	J
H24 OVDD	H23 ADIN7	H22 ADIN2	H21 ADIN0	H20 GND	H19 VDD	H18 GND	H17 VDD	H16 GND	H15 VDD	H14 GND	H13 VDD	H12 GND	H11 VDD	H10 GND	H9 VDD	H8 GND	H7 VDD	H6 GND	H5 VDD	H4 GND	H3 ADOUT7	H2 ADOUT1	H1 ADOUT8	H
G24 ADIN13	G23 GND	G22 VDD	G21 ADIN11	G20 ADIN9	G19 ADIN14	G18 VDD	G17 GND	G16 VDD	G15 GND	G14 VDD	G13 GND	G12 VDD	G11 GND	G10 VDD	G9 GND	G8 VDD	G7 GND	G6 VDD	G5 GND	G4 ADOUT9	G3 ADOUT1 3	G2 GND	G1 SROUT1	G
F24 GND	F23 ADIN10	F22 GND	F21 ADIN25	F20 GND	F19 OVDD	F18 GND	F17 VDD	F16 GND	F15 VDD	F14 GND	F13 VDD	F12 GND	F11 VDD	F10 GND	F9 VDD	F8 GND	F7 OVDD	F6 GND	F5 VDD	F4 ADOUT1 1	F3 OVDD	F2 ADOUT1 0	F1 SROUT1	F
E24 CLKIN	E23 GND	E22 VDD	E21 ADIN22	E20 ADIN21	E19 GND	E18 VDD	E17 GND	E16 VDD	E15 GND	E14 VDD	E13 GND	E12 ADOUT 6	E11 GND	E10 VDD	E9 GND	E8 VDD	E7 GND	E6 VDD	E5 GND	E4 VDD	E3 CLKOUT	E2 ADOUT 2	E1 OVDD	E
D24 CLKIN	D23 VDD	D22 ADIN12	D21 VDD	D20 ADIN32	D19 VDD	D18 ADIN30	D17 VDD	D16 GND	D15 ADIN18	D14 GND	D13 VDD	D12 GND	D11 ADOUT 5	D10 GND	D9 OVDD	D8 ADOUT27	D7 VDD	D6 ADOUT 3	D5 VDD	D4 GND	D3 CLKOUT	D2 ADOUT 6	D1 GND	D
C24 OVDD	C23 GND	C22 ADIN20	C21 GND	C20 VDD	C19 ADIN34	C18 ADIN35	C17 ADIN29	C16 ADIN42	C15 ADIN17	C14 ADIN28	C13 ADIN4	C12 ADOUT 8	C11 ADOUT 9	C10 ADOUT 1	C9 ADOUT 3	C8 ADOUT35	C7 ADOUT33	C6 ADOUT 6	C5 ADOUT 1	C4 ADOUT 3	C3 GND	C2 OVDD	C1 ADOUT 0	C
B24 ADIN24	B23 ADIN23	B22 GND	B21 ADIN31	B20 OVDD	B19 ADIN27	B18 GND	B17 ADIN26	B16 OVDD	B15 ADIN15	B14 GND	B13 VDD	B12 GND	B11 OVDD	B10 ADOUT 8	B9 GND	B8 ADOUT14	B7 OVDD	B6 ADOUT 3	B5 GND	B4 ADOUT 3	B3 VDD	B2 ADOUT 2	B1 GND	B
A24 OVDD	A23 ADIN37	A22 ADIN33	A21 ADIN36	A20 ADIN38	A19 ADIN43	A18 ADIN39	A17 ADIN41	A16 ADIN19	A15 ADIN40	A14 ADIN16	A13 ADIN5	A12 ADOUT 9	A11 ADOUT 7	A10 ADOUT 4	A9 ADOUT 8	A8 ADOUT42	A7 ADOUT34	A6 ADOUT 3	A5 ADOUT 4	A4 ADOUT 7	A3 GND	A2 ADOUT 5	A1 OVDD	A
24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

Note: This diagram is oriented as if looking down through the PowerPC 970FX with it placed and soldered on the system board - a top view.



Figure 4-8. PPC 970FX Ball Placement (Bottom View)

A	AD1 OVDD	AD2 GND	AD3 VDD	AD4 GND	AD5 VDD	AD6 GND	AD7 LSSD_S TOPC2S TAR_EN ENABLE	AD8 LSSD_S TOPC2 ENABLE	AD9 OVDD	AD10 GND	AD11 LSSD_S TOP_EN ENABLE	AD12 ATTENTI ON	AD13 TDO	AD14 PSYNC_ OUT	AD15 OVDD	AD16 GND	AD17 TBEIN	AD18 MCP	AD19 OVDD	AD20 GND	AD21 TCK	AD22 TMS	AD23 OVDD	AD24 GND
A	AC1 GND	AC2 VDD	AC3 GND	AC4 VDD	AC5 GND	AC6 VDD	AC7 GND	AC8 VDD	AC9 PULSE_ SELO	AC10 PULSE_ SEL2	AC11 GND	AC12 VDD	AC13 GND	AC14 VDD	AC15 C2_UND _GLOBAL	AC16 C1_UND _GLOBAL	AC17 GND	AC18 VDD	AC19 BUS_CF G1	AC20 VDD	AC21 GND	AC22 VDD	AC23 GND	AC24 BT_MOD E
A	AB1 VDD	AB2 GND	AB3 VDD	AB4 SRESET	AB5 LSSDM ODE	AB6 RAMST OP_ENA BLE	AB7 PLL_RA NGE0	AB8 GND	AB9 VDD	AB10 GND	AB11 PULSE_ SEL1	AB12 GREQ	AB13 VDD	AB14 GND	AB15 VDD	AB16 BUS_CF G2	AB17 VDD	AB18 GND	AB19 INT	AB20 GND	AB21 TDI	AB22 GND	AB23 VDD	AB24 SYNC_E NABLE
A	AA1 DIOEN EG	AA2 VDD	AA3 GND	AA4 VDD	AA5 R1	AA6 OVDD	AA7 GND	AA8 PLL_MU LT	AA9 PLL_RA NGE1	AA10 PSYNC	AA11 GND	AA12 AFN	AA13 SPARE	AA14 CKTER M_DIS	AA15 GND	AA16 VDD	AA17 GND	AA18 VDD	AA19 BUS_CF G0	AA20 I2CCK	AA21 GND	AA22 GPLDB G	AA23 GND	AA24 OVDD
Y	Y1 DIOEN OS	Y2 GND	Y3 VDD	Y4 GND	Y5 VDD	Y6 GND	Y7 VDD	Y8 GND	Y9 VDD	Y10 GND	Y11 VDD	Y12 GND	Y13 OVDD	Y14 GND	Y15 VDD	Y16 GND	Y17 OVDD	Y18 GND	Y19 VDD	Y20 GND	Y21 I2CDT	Y22 VDD	Y23 VDD	Y24 GND
W	W1 GND	W2 VDD	W3 GND	W4 SPARE2	W5 GND	W6 VDD	W7 GND	W8 VDD	W9 GND	W10 VDD	W11 GND	W12 VDD	W13 GND	W14 VDD	W15 GND	W16 VDD	W17 GND	W18 VDD	W19 GND	W20 TRST	W21 GND	W22 PLLTES T	W23 AVP_RE SET	W24 OVDD
V	V1 VDD	V2 GND	V3 VDD	V4 GND	V5 PSRO_ Enable	V6 GND	V7 VDD	V8 GND	V9 VDD	V10 GND	V11 VDD	V12 GND	V13 VDD	V14 GND	V15 VDD	V16 GND	V17 VDD	V18 GND	V19 VDD	V20 HRESET	V21 OACK	V22 THERM_ INT	V23 PSRO0	V24 BYPASS
U	U1 GND	U2 VDD	U3 GND	U4 VDD	U5 GND	U6 VDD	U7 GND	U8 VDD	U9 GND	U10 VDD	U11 GND	U12 VDD	U13 GND	U14 VDD	U15 GND	U16 VDD	U17 GND	U18 VDD	U19 LSSD_S CAN_EN ABLE	U20 VDD	U21 GND	U22 VDD	U23 GND	U24 D2
T	T1 VDD	T2 KVPRBG ND	T3 VDD	T4 GND	T5 VDD	T6 GND	T7 VDD	T8 GND	T9 VDD	T10 GND	T11 OVDD	T12 GND	T13 VDD	T14 GND	T15 OVDD	T16 GND	T17 VDD	T18 GND	T19 PLLTES TOUT	T20 PLL_LO CK	T21 OVDD	T22 SYSCLK	T23 VDD	T24 GND
R	R1 Z_SENS E	R2 KVPRBV DD	R3 GND	R4 VDD	R5 GND	R6 VDD	R7 GND	R8 VDD	R9 GND	R10 VDD	R11 GND	R12 VDD	R13 GND	R14 VDD	R15 GND	R16 VDD	R17 GND	R18 VDD	R19 GND	R20 CHKSTO P	R21 GND	R22 SYSCLK	R23 GND	R24 ANALOG _GND
P	P1 VDD	P2 Z_OUT	P3 VDD	P4 GND	P5 VDD	P6 GND	P7 VDD	P8 GND	P9 VDD	P10 GND	P11 VDD	P12 GND	P13 VDD	P14 GND	P15 VDD	P16 GND	P17 OVDD	P18 GND	P19 VDD	P20 ELDISA BLE	P21 VDD	P22 GND	P23 VDD	P24 AVDD
N	N1 SPARE_ GND	N2 VDD	N3 ADOUT0	N4 VDD	N5 GND	N6 VDD	N7 GND	N8 VDD	N9 GND	N10 VDD	N11 GND	N12 VDD	N13 GND	N14 VDD	N15 GND	N16 VDD	N17 GND	N18 VDD	N19 TRIGGE ROUT	N20 VDD	N21 TRIGGE RIN	N22 I2CGO	N23 GND	N24 OVDD
M	M1 OVDD	M2 GND	M3 ADOUT4	M4 GND	M5 VDD	M6 GND	M7 VDD	M8 GND	M9 OVDD	M10 GND	M11 VDD	M12 GND	M13 VDD	M14 GND	M15 VDD	M16 GND	M17 VDD	M18 PROCID 2	M19 PROCID 1	M20 GND	M21 VDD	M22 GND	M23 VDD	M24 GND
L	L1 ADOUT3	L2 SROUT0	L3 SROUT0	L4 VDD	L5 GND	L6 VDD	L7 GND	L8 VDD	L9 GND	L10 OVDD	L11 GND	L12 VDD	L13 GND	L14 VDD	L15 GND	L16 OVDD	L17 GND	L18 VDD	L19 PROCID 0	L20 VDD	L21 SRIN1	L22 SRIN1	L23 GND	L24 SRIN0
K	K1 GND	K2 ADOUT6	K3 ADOUT3	K4 ADOUT5	K5 OVDD	K6 GND	K7 VDD	K8 GND	K9 VDD	K10 GND	K11 VDD	K12 GND	K13 VDD	K14 GND	K15 VDD	K16 GND	K17 OVDD	K18 GND	K19 VDD	K20 GND	K21 OVDD	K22 ADIN6	K23 VDD	K24 SRIN0
J	J1 OVDD	J2 VDD	J3 GND	J4 VDD	J5 GND	J6 VDD	J7 GND	J8 OVDD	J9 GND	J10 OVDD	J11 GND	J12 VDD	J13 GND	J14 OVDD	J15 GND	J16 VDD	J17 GND	J18 OVDD	J19 GND	J20 VDD	J21 ADIN1	J22 ADIN3	J23 GND	J24 ADIN8
H	H1 ADOUT8	H2 ADOUT1	H3 ADOUT7	H4 GND	H5 VDD	H6 GND	H7 VDD	H8 GND	H9 VDD	H10 GND	H11 VDD	H12 GND	H13 VDD	H14 GND	H15 VDD	H16 GND	H17 VDD	H18 GND	H19 VDD	H20 GND	H21 ADIN0	H22 ADIN2	H23 ADIN7	H24 OVDD
G	G1 SROUT1	G2 GND	G3 ADOUT1 3	G4 ADOUT9	G5 GND	G6 VDD	G7 GND	G8 VDD	G9 GND	G10 VDD	G11 GND	G12 VDD	G13 GND	G14 VDD	G15 GND	G16 VDD	G17 GND	G18 VDD	G19 ADIN14	G20 ADIN9	G21 ADIN11	G22 VDD	G23 GND	G24 ADIN13
F	F1 SROUT1	F2 ADOUT1 0	F3 OVDD	F4 ADOUT1 1	F5 VDD	F6 GND	F7 OVDD	F8 GND	F9 VDD	F10 GND	F11 VDD	F12 GND	F13 VDD	F14 GND	F15 VDD	F16 GND	F17 VDD	F18 GND	F19 OVDD	F20 GND	F21 ADIN25	F22 GND	F23 ADIN10	F24 GND
E	E1 OVDD	E2 ADOUT1 2	E3 CLKOUT	E4 VDD	E5 GND	E6 VDD	E7 GND	E8 VDD	E9 GND	E10 VDD	E11 GND	E12 ADOUT1 6	E13 GND	E14 VDD	E15 GND	E16 VDD	E17 GND	E18 VDD	E19 GND	E20 ADIN21	E21 ADIN22	E22 VDD	E23 GND	E24 CLKIN
D	D1 GND	D2 ADOUT2 6	D3 CLKOUT	D4 GND	D5 VDD	D6 ADOUT2 3	D7 VDD	D8 ADOUT2 7	D9 OVDD	D10 GND	D11 ADOUT1 5	D12 GND	D13 VDD	D14 GND	D15 ADIN18	D16 GND	D17 VDD	D18 ADIN30	D19 VDD	D20 ADIN32	D21 VDD	D22 ADIN12	D23 VDD	D24 CLKIN
C	C1 ADOUT2 0	C2 OVDD	C3 GND	C4 ADOUT3 2	C5 ADOUT2 1	C6 ADOUT3 6	C7 ADOUT3 3	C8 ADOUT3 5	C9 ADOUT3 9	C10 ADOUT4 1	C11 ADOUT1 9	C12 ADOUT2 8	C13 ADIN4	C14 ADIN28	C15 ADIN17	C16 ADIN42	C17 ADIN29	C18 ADIN35	C19 ADIN34	C20 VDD	C21 GND	C22 ADIN20	C23 GND	C24 OVDD
B	B1 GND	B2 ADOUT2 2	B3 VDD	B4 ADOUT3 1	B5 GND	B6 ADOUT3 0	B7 OVDD	B8 ADOUT1 4	B9 GND	B10 ADOUT1 8	B11 OVDD	B12 GND	B13 VDD	B14 GND	B15 ADIN15	B16 OVDD	B17 ADIN26	B18 GND	B19 ADIN27	B20 OVDD	B21 ADIN31	B22 GND	B23 ADIN23	B24 ADIN24
A	A1 OVDD	A2 ADOUT2 5	A3 GND	A4 ADOUT3 7	A5 ADOUT2 4	A6 ADOUT4 3	A7 ADOUT3 4	A8 ADOUT4 2	A9 ADOUT3 8	A10 ADOUT4 0	A11 ADOUT1 7	A12 ADOUT2 9	A13 ADIN5	A14 ADIN16	A15 ADIN40	A16 ADIN19	A17 ADIN41	A18 ADIN39	A19 ADIN43	A20 ADIN38	A21 ADIN36	A22 ADIN33	A23 ADIN37	A24 OVDD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24

4.3 PowerPC 970FX Microprocessor Pinout Listings

The following table provides the pinout listing for the CBGA package.

Table 4-2. Pinout Listing for the CBGA Package

Signal Name	Pin Number	Active	I/O EI/EO ⁵	Notes
ADIN(0:43)	H21, J21, H22, J22, C13, A13, K22, H23, J24, G20, F23, G21, D22, G24, G19, B15, A14, C15, D15, A16, C22, E20, E21, B23, B24, F21, B17, B19, C14, C17, D18, B21, D20, A22, C19, C18, A21, A23, A20, A18, A15, A17, C16, A19	—	Elastic Input	—
ADOUT(0:43)	N3, H2, K3, L1, M3, K4, K2, H3, H1, G4, F2, F4, E2, G3, B8, D11, E12, A11, B10, C11, C1, C5, B2, D6, A5, A2, D2, D8, C12, A12, B6, B4, C4, C7, A7, C8, C6, A4, A9, C9, A10, C10, A8, A6	—	Elastic Output	—
AFN	AA12	—	—	2
ANALOG_GND	R24	—	Analog GND	
ATTENTION	AD12	High	Output	—
AVDD	P24	—	Analog V _{DD}	—
$\overline{\text{AVP_RESET_B}}$	W23	Low	Input	1
$\overline{\text{BI_MODE_B}}$	AC24	Low	Input	1
BUS_CFG(0:2)	AA19, AC19, AB16	—	Input	10
$\overline{\text{BYPASS_B}}$	V24	Low	Input	—
C1_UND_GLOBAL	AC16	High	Input	—
C2_UND_GLOBAL	AC15	High	Input	—
$\overline{\text{CHKSTOP_B}}$	R20	Low	OD BiDi	—
CKTERM_DIS	AA14	High	Input	8
CLKIN	E24	—	Elastic Input	—
CLKIN_B	D24	—	Elastic Input	—
CLKOUT	D3	—	Elastic Output	—
CLKOUT_B	E3	—	Elastic Output	—

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. These pins are reserved for potential future use.
3. TCK must be tied high or low for normal machine operation. If used, TDI, TMS, and $\overline{\text{TRST_B}}$ must be pulled up to OV_{DD}.
4. These are test signals for factory use only and must be pulled down with a 10K resistor to GND for normal machine operation.
5. I = Input, O = Output, EI = Elastic Input, EO = Elastic Output. For additional information, see the *PowerPC 970FX RISC Microprocessor Users Manual*.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and VDD planes.
7. PSRO_ENABLE, Z_OUT, Z_SENSE, SPARE_GND, and SPARE2 must be tied to GND for correct operation.
8. CKTERM_DIS high disables SYSCLK termination.
9. If GPULDBG = 1 during HRESET transition from low to high: Run POR in debug mode and stop after each POR instruction. If GPULDBG = 0 during HRESET transition from low to high: Run POR at once in automatic mode and not stop after each POR instruction. Toggling GPULDBG from 1 to 0 later on will exit POR debug mode and continue without stopping after each instruction.
10. The PLL_MULT and PLL_RANGE bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details.



Table 4-2. Pinout Listing for the CBGA Package (Continued)

Signal Name	Pin Number	Active	I/O EI/EO ⁵	Notes
$\overline{\text{DI2_B}}$	U24	Low	Input	1
DIODENEG	AA1	—	—	—
DIODEPOS	Y1	—	—	—
EI_DISABLE	P20	High	Input	—
GND	A3, B1, B5, B9, B12, B14, B18, B22, C3, C21, C23, D1, D4, D10, D12, D14, D16, E5, E7, E9, E11, E13, E15, E17, E19, E23, F6, F8, F10, F12, F14, F16, F18, F20, F22, F24, G2, G5, G7, G9, G11, G13, G15, G17, G23, H4, H6, H8, H10, H12, H14, H16, H18, H20, J3, J5, J7, J9, J11, J13, J15, J17, J19, J23, K1, K6, K8, K10, K12, K14, K16, K18, K20, L5, L7, L9, L11, L13, L15, L17, L23, M2, M4, M6, M8, M10, M12, M14, M16, M20, M22, M24, N5, N7, N9, N11, N13, N15, N17, N23, P4, P6, P8, P10, P12, P14, P16, P18, P22, R3, R5, R7, R9, R11, R13, R15, R17, R19, R21, R23, T4, T6, T8, T10, T12, T14, T16, T18, T24, U1, U3, U5, U7, U9, U11, U13, U15, U17, U21, U23, V2, V4, V6, V8, V10, V12, V14, V16, V18, W1, W3, W5, W7, W9, W11, W13, W15, W17, W19, W21, Y2, Y4, Y6, Y8, Y10, Y12, Y14, Y16, Y18, Y20, Y24, AA3, AA7, AA11, AA15, AA17, AA21, AA23, AB2, AB8, AB10, AB14, AB18, AB20, AB22, AC1, AC3, AC5, AC7, AC11, AC13, AC17, AC21, AC23, AD2, AD4, AD6, AD10, AD16, AD20, AD24	—	GND	—
GPULDBG	AA22	High	Input	9
$\overline{\text{HRESET_B}}$	V20	Low	Input	—
$\overline{\text{I2CCK_B}}$	AA20	—	OD BiDi	—
$\overline{\text{I2CDT_B}}$	Y21	—	OD BiDi	—
I2CGO	N22	—	OD	—
$\overline{\text{INT_B}}$	AB19	Low	Input	—
KVPRBGND	T2	—	GND Test Points	6
KVPRBVDD	R2	—	V _{DD} Test Points	6

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. These pins are reserved for potential future use.
3. TCK must be tied high or low for normal machine operation. If used, TDI, TMS, and $\overline{\text{TRST_B}}$ must be pulled up to OV_{DD}.
4. These are test signals for factory use only and must be pulled down with a 10K resistor to GND for normal machine operation.
5. I = Input, O = Output, EI = Elastic Input, EO= Elastic Output. For additional information, see the *PowerPC 970FX RISC Microprocessor Users Manual*.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and VDD planes.
7. PSRO_ENABLE, Z_OUT, Z_SENSE, SPARE_GND, and SPARE2 must be tied to GND for correct operation.
8. CKTERM_DIS high disables SYSCLK termination.
9. If GPULDBG = 1 during HRESET transition from low to high: Run POR in debug mode and stop after each POR instruction.
If GPULDBG = 0 during HRESET transition from low to high: Run POR at once in automatic mode and not stop after each POR instruction.
Toggling GPULDBG from 1 to 0 later on will exit POR debug mode and continue without stopping after each instruction.
10. The PLL_MULT and PLL_RANGE bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details.

Table 4-2. Pinout Listing for the CBGA Package (Continued)

Signal Name	Pin Number	Active	I/O EI/EO ⁵	Notes
LSSDMODE	AB5	High	Input	4
LSSD_SCAN_ENABLE	U19	High	Input	4
LSSD_STOP_ENABLE	AD11	High	Input	4
LSSD_STOPC2_ENABLE	AD8	High	Input	4
LSSD_STOPC2STAR_ENABLE	AD7	High	Input	4
$\overline{\text{MCP_B}}$	AD18	Low	Input	—
PLL_LOCK	T20	High	Output	—
PLL_MULT	AA8	—	Input	10
PLL_RANGE(1:0)	AA9, AB7	—	Input	10
PLLTEST	W22	High	Input	—
PLLTESTOUT	T19	—	Output	—
PROCID(0:2)	L19, M19, M18	—	Input	—
PSRO_ENABLE	V5	—	—	7
PSRO0	V23	—	Output	—
PSYNC	AA10	—	Input	—
PSYNC_OUT	AD14	—	Output	—
PULSE_SEL(0:2)	AC9, AB11, AC10	—	Input	—
$\overline{\text{QACK_B}}$	V21	Low	Input	—
$\overline{\text{QREQ_B}}$	AB12	Low	Output	—
RAMSTOP_ENABLE	AB6	High	Input	4
$\overline{\text{RI_B}}$	AA5	Low	Input	1
SPARE	AA13	—	Input	1, 2
SPARE2	W4	—	—	7
SPARE_GND	N1	—	—	7
$\overline{\text{SRESET_B}}$	AB4	Low	Input	—

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. These pins are reserved for potential future use.
3. TCK must be tied high or low for normal machine operation. If used, TDI, TMS, and $\overline{\text{TRST_B}}$ must be pulled up to OV_{DD} .
4. These are test signals for factory use only and must be pulled down with a 10K resistor to GND for normal machine operation.
5. I = Input, O = Output, EI = Elastic Input, EO = Elastic Output. For additional information, see the *PowerPC 970FX RISC Microprocessor Users Manual*.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and VDD planes.
7. PSRO_ENABLE, Z_OUT, Z_SENSE, SPARE_GND, and SPARE2 must be tied to GND for correct operation.
8. CKTERM_DIS high disables SYSCLK termination.
9. If GPULDBG = 1 during HRESET transition from low to high: Run POR in debug mode and stop after each POR instruction.
If GPULDBG = 0 during HRESET transition from low to high: Run POR at once in automatic mode and not stop after each POR instruction.
Toggling GPULDBG from 1 to 0 later on will exit POR debug mode and continue without stopping after each instruction.
10. The PLL_MULT and PLL_RANGE bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details.



Table 4-2. Pinout Listing for the CBGA Package (Continued)

Signal Name	Pin Number	Active	I/O EI/EO ⁵	Notes
SRIN(0:1)	L24, L21	—	Elastic Input	—
SRIN_B(0:1)	K24, L22	—	Elastic Input	—
SROUT(0:1)	L3, G1	—	Elastic Output	—
SROUT_B(0:1)	L2, F1	—	Elastic Output	—
SYNC_ENABLE	AB24	High	Input	4
SYSCLK	R22	—	Input	—
SYSCLK_B	T22	—	Input	—
TBEN	AD17	High	Input	—
TCK	AD21	—	Input	3
TDI	AB21	—	Input	3
TDO	AD13	—	Output	—
<u>THERM_INT_B</u>	V22	Low	Input	—
TMS	AD22	—	Input	3
TRIGGERIN	N21	High	Input	—
TRIGGEROUT	N19	High	Output	—
<u>TRST_B</u>	W20	Low	Input	3
V _{DD}	B3, B13, C20, D5, D7, D13, D17, D19, D21, D23, E4, E6, E8, E10, E14, E16, E18, E22, F5, F9, F11, F13, F15, F17, G6, G8, G10, G12, G14, G16, G18, G22, H5, H7, H9, H11, H13, H15, H17, H19, J2, J4, J6, J12, J16, J20, K7, K9, K11, K13, K15, K19, K23, L4, L6, L8, L12, L14, L18, L20, M5, M7, M11, M13, M15, M17, M21, M23, N2, N4, N6, N8, N10, N12, N14, N16, N18, N20, P1, P3, P5, P7, P9, P11, P13, P15, P19, P21, P23, R4, R6, R8, R10, R12, R14, R16, R18, T1, T3, T5, T7, T9, T13, T17, T23, U2, U4, U6, U8, U10, U12, U14, U16, U18, U20, U22, V1, V3, V7, V9, V11, V13, V15, V17, V19, W2, W6, W8, W10, W12, W14, W16, W18, Y3, Y5, Y7, Y9, Y11, Y15, Y19, Y22, Y23, AA2, AA4, AA16, AA18, AB1, AB3, AB9, AB13, AB15, AB17, AB23, AC2, AC4, AC6, AC8, AC12, AC14, AC18, AC20, AC22, AD3, AD5	—	V _{DD}	—

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. These pins are reserved for potential future use.
3. TCK must be tied high or low for normal machine operation. If used, TDI, TMS, and TRST_B must be pulled up to OV_{DD}.
4. These are test signals for factory use only and must be pulled down with a 10K resistor to GND for normal machine operation.
5. I = Input, O = Output, EI = Elastic Input, EO= Elastic Output. For additional information, see the *PowerPC 970FX RISC Microprocessor Users Manual*.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and VDD planes.
7. PSRO_ENABLE, Z_OUT, Z_SENSE, SPARE_GND, and SPARE2 must be tied to GND for correct operation.
8. CKTERM_DIS high disables SYSCLK termination.
9. If GPULDBG = 1 during HRESET transition from low to high: Run POR in debug mode and stop after each POR instruction.
If GPULDBG = 0 during HRESET transition from low to high: Run POR at once in automatic mode and not stop after each POR instruction.
Toggling GPULDBG from 1 to 0 later on will exit POR debug mode and continue without stopping after each instruction.
10. The PLL_MULT and PLL_RANGE bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details.

Table 4-2. Pinout Listing for the CBGA Package (Continued)

Signal Name	Pin Number	Active	I/O EI/EO ⁵	Notes
OV _{DD}	A1,A24,B7, B11, B16, B20, C2, C24, D9, E1, F3, F7, F19, H24, J1, J8, J10, J14, J18, K5, K17, K21, L10, L16, M1, M9, N24, P17, T11, T15, T21, W24, Y13, Y17, AA6, AA24, AD1, AD9, AD15, AD19, AD23	—	OV _{DD}	—
Z_OUT	P2	—	—	7
Z_SENSE	R1	—	—	7

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal machine operation.
2. These pins are reserved for potential future use.
3. TCK must be tied high or low for normal machine operation. If used, TDI, TMS, and $\overline{\text{TRST_B}}$ must be pulled up to OV_{DD}.
4. These are test signals for factory use only and must be pulled down with a 10K resistor to GND for normal machine operation.
5. I = Input, O = Output, EI = Elastic Input, EO= Elastic Output. For additional information, see the *PowerPC 970FX RISC Microprocessor Users Manual*.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and VDD planes.
7. PSRO_ENABLE, Z_OUT, Z_SENSE, SPARE_GND, and SPARE2 must be tied to GND for correct operation.
8. CKTERM_DIS high disables SYSCLK termination.
9. If GPULDBG = 1 during HRESET transition from low to high: Run POR in debug mode and stop after each POR instruction.
If GPULDBG = 0 during HRESET transition from low to high: Run POR at once in automatic mode and not stop after each POR instruction.
Toggling GPULDBG from 1 to 0 later on will exit POR debug mode and continue without stopping after each instruction.
10. The PLL_MULT and PLL_RANGE bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details.

Table 4-3. Voltage and Ground Assignments

Type	Assignments
V _{DD}	<p>B3, B13 C20 D5, D7, D13, D17, D19, D21, D23 E4, E6, E8, E10, E14, E16, E18, E22 F5, F9, F11, F13, F15, F17 G6, G8, G10, G12, G14, G16, G18, G22 H5, H7, H9, H11, H13, H15, H17, H19 J2, J4, J6, J12, J16, J20 K7, K9, K11, K13, K15, K19, K23 L4, L6, L8, L12, L14, L18, L20 M5, M7, M11, M13, M15, M17, M21, M23 N2, N4, N6, N8, N10, N12, N14, N16, N18, N20 P1, P3, P5, P7, P9, P11, P13, P15, P19, P21, P23 R4, R6, R8, R10, R12, R14, R16, R18 T1, T3, T5, T7, T9, T13, T17, T23 U2, U4, U6, U8, U10, U12, U14, U16, U18, U20, U22 V1, V3, V7, V9, V11, V13, V15, V17, V19 W2, W6, W8, W10, W12, W14, W16, W18 Y3, Y5, Y7, Y9, Y11, Y15, Y19, Y22, Y23 AA2, AA4, AA16, AA18 AB1, AB3, AB9, AB13, AB15, AB17, AB23 AC2, AC4, AC6, AC8, AC12, AC14, AC18, AC20, AC22 AD3, AD5</p>
OV _{DD}	<p>A1, A24 B7, B11, B16, B20 C2, C24 D9, E1 F3, F7, F19 H24, J1, J8, J10, J14, J18, K5, K17, K21, L10, L16 M1, M9, N24 P17 T11, T15, T21 W24 Y13, Y17 AA6, AA24 AD1, AD9, AD15, AD19, AD23</p>

Table 4-3. Voltage and Ground Assignments (Continued)

Type	Assignments
GND	A3 B1, B5, B9, B12, B14, B18, B22 C3, C21, C23 D1, D4, D10, D12, D14, D16 E5, E7, E9, E11, E13, E15, E17, E19, E23 F6, F8, F10, F12, F14, F16, F18, F20, F22, F24 G2, G5, G7, G9, G11, G13, G15, G17, G23 H4, H6, H8, H10, H12, H14, H16, H18, H20 J3, J5, J7, J9, J11, J13, J15, J17, J19, J23 K1, K6, K8, K10, K12, K14, K16, K18, K20 L5, L7, L9, L11, L13, L15, L17, L23 M2, M4, M6, M8, M10, M12, M14, M16, M20, M22, M24 N5, N7, N9, N11, N13, N15, N17, N23 P4, P6, P8, P10, P12, P14, P16, P18, P22 R3, R5, R7, R9, R11, R13, R15, R17, R19, R21, R23 T4, T6, T8, T10, T12, T14, T16, T18, T24 U1, U3, U5, U7, U9, U11, U13, U15, U17, U21, U23 V2, V4, V6, V8, V10, V12, V14, V16, V18 W1, W3, W5, W7, W9, W11, W13, W15, W17, W19, W21 Y2, Y4, Y6, Y8, Y10, Y12, Y14, Y16, Y18, Y20, Y24 AA3, AA7, AA11, AA15, AA17, AA21, AA23 AB2, AB8, AB10, AB14, AB18, AB20, AB22 AC1, AC3, AC5, AC7, AC11, AC13, AC17, AC21, AC23 AD2, AD4, AD6, AD10, AD16, AD20, AD24

5. System Design Information

This section provides electrical and thermal design recommendations for successful application of the PPC 970FX.

5.1 External Resistors

The PowerPC 970FX contains no internal "pullup" resistors for any JTAG, I²C, mode select, or asynchronous inputs. System designs must include these external resistors where required. See *Table 5-6* and *Table 5-7* and *Section 3.9.3 I²C and JTAG Considerations* for information on implementing external pullups/pulldowns.

5.2 PLL Configuration

This section will help in configuring the PLL and determining SYSCLK input frequency for PPC 970FX systems.

5.2.1 Determining PLLMULT and BUS_CFG Settings

The first step is to determine the bus frequency. This parameter is a critical component of overall system performance. The bus should run as fast as your memory controller/bridge chip can support. Once you have determined your maximum bus frequency, you should select a bus multiplier ratio that will deliver the optimal processor core frequency.

Note: The PLL_MULT and PLL_RANGE bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details.

The available bus ratios are shown in *Table 5-1* on page 57. In most applications this would be the highest frequency possible for a given PowerPC 970FX part number, but other considerations (i.e. available power) may take precedence.

Table 5-1. PowerPC 970FX Bus Configuration

BUS_CFG(0:2)	Ratio	Notes
000	2:1	
001	3:1	
010	4:1	2
011	6:1	2
100	8:1	1
101	12:1	3
110	16:1	1
111	Invalid	

Note: BUS_CFG bits may be changed by SCOM commands during the POR sequence. Refer to the *POR Application Note*.

1. Bus ratios of 8:1 and 16:1 are not supported for Elastic Input (EI) functionality and powertune.
2. Limited PowerTune frequency scaling.
3. No PowerTune frequency scaling.

The bus frequency multiplier ratio will usually indicate the desired PLL multiplier setting. Ratios of 3 (3:1, 6:1, 12:1) should always use PLLMULT=0 (low) for a PLL multiplier of 12. The desired core frequency should be divided by 12 to determine the required input SYCLK frequency. Ratios of 2 (2:1, 4:1, 8:1, 16:1) should always use PLLMULT=1 (high) to multiply SYCLK by 8.

Note: Using bus frequency ratios of 3:1, 6:1 or 12:1 with PLLMULT=1 or ratios of 8:1 or 16:1 with PLLMULT=0 is not recommended. Internal clock synchronization delays may reduce performance.

After the correct BUS_CFG(0:2) and PLLMULT pin settings are determined, the required SYCLK input frequency can be determined. The selected SYCLK input frequency should be within the minimum/maximum frequencies specified in *Table 3-9* on page 23.

5.2.2 PLL_RANGE Configuration

The PLL VCO configuration for the PPC 970FX, using the pins PLL_RANGE1 and PLL_RANGE0, is shown in *Table 5-2*.

Table 5-2. PowerPC 970FX PLL Configuration

PLL_RANGE(1:0) Settings			
Range Name	PLL_RANGE1	PLL_RANGE0	Frequency Range
Low	0	0	Freq \leq 1.2GHz
Medium	0	1	1.2 GHz < Freq < 1.8 GHz
High	1	0	1.8 GHz \leq Freq
Reserved	1	1	Reserved

Notes:

1. The PLL_MULT and PLL_RANGE(1:0) bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the 970FX *POR Application Note* for more details.
2. PLL frequency range settings are not an indicator of available PPC970FX processor speeds.

5.2.3 Typical PLL and SYSCLK Configurations

Table 5-3 provides a few examples of typical system configurations.

Table 5-3. System Configuration - Typical Examples of Pin Settings

System Configuration	BUS_CFG(0:2) Pins	PLL_RANGE(1:0) Pins	PLL_MULT Pin	SYSCLK, SYSCLK [̄] Frequency
2.2 GHz core, 1100 MHz EIO	000 (2:1)	10	1	275MHz
2.2 GHz core, 733 MHz EIO	001 (3:1)	10	0	183.3MHz
2.0 GHz core, 1000 MHz EIO	000 (2:1)	10	1	250MHz
2.0 GHz core, 667 MHz EIO	001 (3:1)	10	0	167MHz
1.8 GHz Core, 900 MHz EIO	000 (2:1)	01	1	225MHz
1.8 GHz core, 600 MHz EIO	001 (3:1)	01	0	150MHz
1.6 GHz core, 800 MHz EIO	000 (2:1)	01	1	200MHz
1.6 GHz core, 533 MHz EIO	001 (3:1)	01	0	133MHz
1.4 GHz core, 700 MHz EIO	000 (2:1)	01	1	175MHz
1.4 GHz core, 467 MHz EIO	001 (3:1)	01	0	116.7MHz
1.2 GHz core, 600MHz EIO	000 (2:1)	00	1	150MHz
1.0 GHz core, 500 MHz EIO	000 (2:1)	00	1	125MHz


5.3 PLL Power Supply Filtering

The PPC 970FX microprocessor has a separate AV_{DD} pin which provides power to the clock generation phase-locked loop.

To ensure stability of the internal clock, filter the power supplied to the AV_{DD} PLL using a circuit similar to figure 5-1. To ensure that the capacitor filters out as much noise as possible, the capacitor should be placed as close as possible to the AV_{DD} and ANALOG_GND pins. The capacitor used should have minimal inductance. The ferrite bead (FB) shown in Figure 5-1 should supply an impedance of less than 70Ω in the 100-500 MHz region.

Note: AV_{DD} measured at the pins of the part should never be more than 50mV lower than the AV_{DD} voltage range specified in Table 3-2. *Recommended Operating Conditions.*

Figure 5-1. PLL Power Supply Filter Circuit



5.4 Decoupling Recommendations

Capacitor decoupling is required for the PPC 970FX. Decoupling capacitors act to reduce high frequency chip switching noise and provide localized bulk charge storage to reduce major power surge effects. Guidelines for high frequency noise decoupling will be provided. Bulk decoupling requires a more complete understanding of the system and system power architecture which precludes discussion in this document.

High frequency decoupling capacitors should be located as close as possible to the processor with low lead inductance to the ground and voltage planes.

The recommended placement of the decoupling capacitors is shown in *Figure 5-2*. The decoupling layout is divided into three groups:

- Group 1 is located in the center of the package and under the PPC 970FX die.
- Group 2 includes Group 1 and is located in the center of the package and under the PPC 970FX die.
- Group 3, located adjacent to Group 2 (which includes Group 1), lays under the module footprint. Vias for the decoupling capacitors should ideally be through vias with via in pad for low impedance.

The recommended decoupling capacitor specifications are provided in *Table 5-4*.

Table 5-4. Recommended Decoupling Capacitor Specifications

0402 size (1.00 x 0.50 mm)
100 nF
Y5V or X7R dielectric
10V voltage rating

The minimum recommended number of decoupling capacitors for Group 1 and Group 2 are provided in *Table 5-5*.

Table 5-5. Recommended Minimum Number of Decoupling Capacitors


Recommended Minimum Number of Decoupling Capacitors (See <i>Figure 5-2</i> on page 62)		
Group 1 Includes all balls in the area defined by a red rectangle from H9 to U16.	Group 2 Includes all balls in the area defined by a dotted-green rectangle from F7 to W18. Also includes all balls in Group 1.	Group 3 Includes all balls on the chip not in Groups 1 and 2.
Minimum of 40: 33 V _{DD} -GND 7 OV _{DD} -GND	Minimum of 80 caps (including all 12 OV _{DD})	Minimum of 35 V _{DD} -GND Minimum of 4 OV _{DD} -GND
Note: Add additional decoupling capacitors to improve noise performance.		

5.4.1 Using the KVPRBVDD and KVPRBGND Pins

The PowerPC 970 features one pair of VDD and GND pins to assist in analyzing on-chip noise and voltage drop. These pins should not be connected into the normal VDD and GND planes, but should be brought out to test pads by traces that are as short as possible. An oscilloscope can be used on these test pads to measure on-chip VDD noise and thus to verify the decoupling and voltage regulation in a design. If these pins are not needed, they should be left unconnected.

5.5 Decoupling Layout Guide

Figure 5-2. Decoupling Capacitor (Decap) Locations



Preliminary

For reliable operation, it is highly recommended that the unused inputs be connected to an appropriate signal level. For example:

- Unused active low inputs should be tied to V_{DD} .
- Multiple unused active high inputs may be ganged together for convenience.
- Unused active high inputs should be connected to GND.
- Multiple unused active low inputs may be ganged together for convenience.
- All no-connect (NC) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} and GND pins of the PPC 970FX.

Table 5-6. PowerPC 970FX Debug/Bringup Pin Settings and Information

Pin Name	Pin Location	In/Out/BiDi/JTAG ¹	Resistor Pull Up/Down Setting ¹ (For Normal Operation)	Comments
$\overline{AVP_RESET}$	W23	In	Up	
C1_UND_GLOBAL	AC16	In	Down	
C2_UND_GLOBAL	AC15	In	Down	
GPULDBG	AA22	In	Up	
I2CGO	N22	Out	Up	arbitrates between I2C and JTAG.
TBEN	AD17	In	Down	
TCK	AD21	In-JTAG	Down	JTAG – Test Clock
TDI	AB21	In-JTAG	Down	JTAG – Test Data In
TDO	AD13	Out-JTAG	Down	JTAG – Test Data Out
TMS	AD22	In-JTAG	Down	JTAG – Test Mode Select
TRIGGERIN	N21	In	Down	
TRIGGEROUT	N19	Out	—	.
\overline{TRST}	W20	In-JTAG	Up	Not needed – \overline{HRESET} does the cop reset function. Tie high and leave unconnected.

Notes:

1. BiDi = Bidirectional
2. Pullups should use a 10K resistor to OV_{DD} . Pulldowns should use a 10K resistor to GND.
3. For I²C or JTAG operation refer to *Section 3.10.3*

Table 5-7. PowerPC 970FX Pins for Manufacturing Test Only

Pin Name	Pin Location	In/Out	Pullup/Pulldown	Notes
AFN	AA12	Out	—	—
$\overline{\text{BI_MODE}}$	AC24	In	Up	1
$\overline{\text{DI2}}$	U24	In	Up	1
LSSDMODE	AB5	In	Down	2
LSSD_SCAN_ENABLE	U19	In	Down	2
LSSD_STOPC2_ENABLE	AD8	In	Down	2
LSSD_STOPC2STAR_ENABLE	AD7	In	Down	2
LSSD_STOP_ENABLE	AD11	In	Down	2
PLLTEST		In	Down	2
PSRO_Enable	V5	Out	Down	3
PSRO0	V23	Out	—	—
PULSE_SEL(0:2)	AC9, AB11, AC10	In	Down	2
RAMSTOP_ENABLE	AB6	In	Down	2
$\overline{\text{RI}}$	AA5	In	Up	1
SPARE	AA13	In/Out	—	—
SPARE2	W4	In/Out	Down	3
SPARE_GND	N1	In	Down	3
SYNC_ENABLE	AB24	In	Down	2
Z_OUT	P2	In	Down	3
Z_SENSE	R1	In	Down	3

Note:

1. Pullups should use a 10K resistor to OV_{DD} .
2. Pulldowns should use a 10K resistor to GND.
3. Must be tied to GND for correct operation.

5.6 Input-Output Usage

Table 5-8 provides details on the input-output usage of the PowerPC 970FX signals.

5.6.1 Chip Signal I/O and Test Pins

The system signal names, debug and test pins are shown in Table 5-8. There are 172 total chip pads. These include three power/capacitance pins.

Table 5-8. Input/Output Signal Descriptions

Pin Name	Width	In/Out	System/Debug Function	Notes
ADIN(0:43)	44	In	System: EI Address or data and control information	—
ADOUT(0:43)	44	Out	System: Elastic Interface (EI) Address or data and control information out	—
AFN	1	Out	Pin AFN is now a spare output pin	5
ANALOG_GND	1		Analog ground	—
ATTENTION	1	Out	Debug: Signal from PowerPC 970FX	—
AV _{DD}	1	In	Analog power supply	—
AVP_RESET	1	In	Manufacturing test use only	1
BI_MODE	1	In	Dedicated manufacturing	1
BUS_CFG(0:2)	3	In	Bus configuration select. Select bus frequency division factor: Divide CPU clock by 2, 3, 4, 6, 8, 12 or 16. 000 = 2:1 001 = 3:1 010 = 4:1 011 = 6:1 100 = 8:1 101 = 12:1 110 = 16:1 111 = Invalid	3, 8
BYPASS	1	In	Used to bypass the PLL.	1
C1_UND_GLOBAL	1	In	Debug: adjusts C1 clock to internal latches, not used for normal operation	10
C2_UND_GLOBAL	1	In	Debug: adjusts C2 clock to internal latches, not used for normal operation	10

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal processor operation.
2. For I²C or JTAG operation, must be pull down with a 10K resistor to GND. Refer to Section 3.10.3.
3. Bus ratios 8:1 and 16:1 are not supported for Elastic Input (EI) functionality.
4. These are test signals for factory use only and must be pulled down to GND for normal processor operation.
5. This signal should not be connected.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and V_{DD} planes.
7. BiDi = Bidirectional.
8. Using the 4:1 or 12:1 ratio with multiplier of 12 will limit the use of the PowerTune to (freq)/2.
9. The PLL_MULT and PLL_RANGE(1:0) bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details
10. Must be pull down with a 10K resistor to GND

Table 5-8. Input/Output Signal Descriptions (Continued)

Pin Name	Width	In/Out	System/Debug Function	Notes
$\overline{\text{CHKSTOP}}$	1	OD /BiDi	System: Checkstop in/out	7
CKTERM_DIS	1	In	Disable internal termination in clock receiver	—
$\overline{\text{CLKIN}}$ $\overline{\text{CLKIN}}$	2	In	System: EI Clock In; differential clock to the processor.	—
$\overline{\text{CLKOUT}}$ $\overline{\text{CLKOUT}}$	2	Out	System: EI Differential clock to the bus	—
$\overline{\text{DI2}}$	1	In	Dedicated Manufacturing	1
EI_DISABLE	1	In	Debug: Disable elastic interface	—
GPULDBG	1	In	Debug: POR debug mode select.	—
$\overline{\text{HRESET}}$	1	In	System: Power on reset	—
$\overline{\text{I2CCK}}$	1	OD /BiDi	System: I ² C signal clock	7
$\overline{\text{I2CDT}}$	1	OD /BiDi	System: I ² C interface data	7
I2CGO	1	OD	Debug: Handshake signal to arbitrate JTAG/I ² C access	—
$\overline{\text{INT}}$	1	In	System: External interrupt when low	—
LSSD_SCAN_ENABLE	1	In	Manufacturing test use only	4
KVPRBVDD	1	In	V _{DD} test point	6
KVPRBGND	1	In	GND test point	6
LSSD_STOP_ENABLE	1	In	Manufacturing test use only	4
LSSD_STOPC2_ENABLE	1	In	Manufacturing test use only	4
LSSD_STOPC2STAR_ENABLE	1	In	Manufacturing test use only	4
LSSDMODE	1	In	Manufacturing test use only	4
$\overline{\text{MCP}}$	1	In	System: Machine check interrupt	—

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal processor operation.
2. For I²C or JTAG operation, must be pull down with a 10K resistor to GND. Refer to Section 3.10.3.
3. Bus ratios 8:1 and 16:1 are not supported for Elastic Input (EI) functionality.
4. These are test signals for factory use only and must be pulled down to GND for normal processor operation.
5. This signal should not be connected.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and V_{DD} planes.
7. BiDi = Bidirectional.
8. Using the 4:1 or 12:1 ratio with multiplier of 12 will limit the use of the PowerTune to (freq)/2.
9. The PLL_MULT and PLL_RANGE(1:0) bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details
10. Must be pull down with a 10K resistor to GND

Table 5-8. Input/Output Signal Descriptions (Continued)

Pin Name	Width	In/Out	System/Debug Function	Notes
PLL_LOCK	1	Out	Indicates PLL has locked	—
PLL_MULT	1	In	Select PLL multiplication factor: 0 = multiply ref frequency by 12 1 = multiply ref frequency by 8	9
PLL_RANGE(1:0)	2	In	To select PLL frequency range, refer to <i>Table 5-2. PowerPC 970FX PLL Configuration on page 58.</i>	9
PLLTTEST	1	In	Manufacturing test use only	4
PLLTTESTOUT	1	Out	Measure PLL output (divide by 64)	—
PROCID(0:1)	3	In	System: Processor id maximum eight processors	—
PROCID(0:2)	3	In	System: Processor id maximum eight processors	—
PSRO_Enable	1	Out	Manufacturing test use only	4
PSRO0	1	Out	Manufacturing test use only	5
PSYNC	1	In	System: Phase Synchronization from North Bridge	—
PSYNC_OUT	1	Out	System: Phase synchronization signal for observation that processors are in sync.	—
PULSE_SEL(0:2)	2	In		—
\overline{QACK}	1	In	System: Acknowledge of quiesce from system	—
\overline{QREQ}	1	Out	System: Request from processor to quiescence system (nap mode)	—
RAMSTOP_ENABLE	1	In	Manufacturing test use only	4
\overline{RI}	1	In	Dedicated Manufacturing	1
SPARE	1	In/Out		—
SPARE2	1	In/Out		4
\overline{SRESET}	1	In	System: Soft reset	—
SRIN(0:1)	2	In	System: EI Snoop response in	—

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal processor operation.
2. For I²C or JTAG operation, must be pull down with a 10K resistor to GND. Refer to *Section 3.10.3.*
3. Bus ratios 8:1 and 16:1 are not supported for Elastic Input (EI) functionality.
4. These are test signals for factory use only and must be pulled down to GND for normal processor operation.
5. This signal should not be connected.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and V_{DD} planes.
7. BiDi = Bidirectional.
8. Using the 4:1 or 12:1 ratio with multiplier of 12 will limit the use of the PowerTune to (freq)/2.
9. The PLL_MULT and PLL_RANGE(1:0) bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details
10. Must be pull down with a 10K resistor to GND

Table 5-8. Input/Output Signal Descriptions (Continued)

Pin Name	Width	In/Out	System/Debug Function	Notes
$\overline{\text{SRIN}}(0:1)$	2	In	System: EI Inverse of Snoop response in	—
SROUT(0:1)	2	Out	System: EI Snoop Response out	—
$\overline{\text{SROUT}}(0:1)$	2	Out	System:EI Inverse of Snoop Response out	—
SYNC_ENABLE	1	In	Manufacturing test use only	4
SYSCLK SYSCLK	2	In	System Reference clock (differential input)	—
TBEN	1	In	System: Time base enable	—
TCK	1	In	JTAG: Test Clock which is separate from system clock. Controls all Test Access Port functions	2
TDI	1	In	JTAG: Serial input used to feed test data and Test Access Port instructions.	2
TDO	1	Out	JTAG: Serial output used to extract data from the chip under test control.	—
$\overline{\text{THERM_INT}}$	1	In	System: External thermal interrupt when low	—
TMS	1	In	JTAG: Select used to control the operation of the JTAG state machine	—
TRIGGERIN	1	In	Initiate trace collection from outside	—
TRIGGEROUT	1	Out	Signal to indicate internal trace collection has begun.	—
$\overline{\text{TRST}}$	1	In	JTAG: Asynchronous Reset for the JTAG state machine.	2

Notes:

1. These are test signals for factory use only and must be pulled up to OV_{DD} for normal processor operation.
2. For I²C or JTAG operation, must be pull down with a 10K resistor to GND. Refer to *Section 3.10.3*.
3. Bus ratios 8:1 and 16:1 are not supported for Elastic Input (EI) functionality.
4. These are test signals for factory use only and must be pulled down to GND for normal processor operation.
5. This signal should not be connected.
6. These pins may be used to measure on-chip voltage drop and noise. They should be connected to a backside probe point immediately behind the module. They should not be connected to GND and V_{DD} planes.
7. BiDi = Bidirectional.
8. Using the 4:1 or 12:1 ratio with multiplier of 12 will limit the use of the PowerTune to $(\text{freq})/2$.
9. The PLL_MULT and PLL_RANGE(1:0) bits may be overwritten by JTAG commands and the BUS_CFG bits may be changed by SCOM commands during the POR (power on reset) sequence. Refer to the *POR Application Note* for more details
10. Must be pull down with a 10K resistor to GND

5.7 Thermal Management Information

5.7.1 Thermal Management pins

The PowerPC 970FX features an on-board temperature sensing diode, connected to pins AA1 (DIODENEG) and Y1 (DIODEPOS).

This diode is calibrated at two points: a low temperature point and a high temperature point, both of which are relative terms. For example the low temperature point could be 30°C and the high temperature point could be 85°C or 105°C. The actual values used for this calibration are stored in the fuse data of each chip. These two temperatures are applied externally with no self heating of the die, when the diode calibration is being done. At these two temperatures, with no power applied ($V_{DD} = 0V$); a current of 100 μ A is forced through the diode and the voltage drop is logged. The voltages at these two temperatures is also stored in the fuse data for each chip. Using these two temperature points and their corresponding voltage a linear relationship can be developed that relates the voltage across the diode with a corresponding temperature. (Refer to Figure 5-3, "PowerPC 970FX Thermal Diode Implementation" on page 70.) The chip temperature can be determined by interpreting the voltage across the diode pins when a controlled 100 μ A current is forced through the diode by an external source. See the *Thermal Diode Calibration Application Note* for more details.

Other temperature sensors or monitoring hardware may also be implemented with the PowerPC 970FX and mounted as close to the PowerPC 970FX as practical. If the external temperature-sensing hardware determines that an unsafe operating temperature has been reached, the THERM_INT input should be asserted to initiate power management or shutdown of the system.

Note: The unsafe operating temperature setting is application dependent.

5.7.2 Reading Thermal Diode Calibration data via JTAG

In order to access the Thermal Diode Calibration data stored in each processor, a sequence of JTAG commands must be issued. By using JTAG commands, the desired data displays serially on the 970FX TDO pin and can also be read using I²C. Details for reading the thermal diode data are contained under the topic, *Accessing Thermal Diode Calibration Data* in the **PowerPC 970FX POR Application Note**. The temperature values and voltage values stored as fuse data must be interpreted as shown in *Table 5-9. Thermal Diode Data Encoding*.

This is a one-time only procedure. It is assumed the Thermal Diode Calibration data stored in each processor will be captured and stored in system ROM for subsequent use. This procedure is not meant to be run at every system startup; since reading out this calibration data leaves the processor in an unusable state, until it is restarted.

During the power-on reset (POR) sequence, the processor comes to a WAIT state to allow the service processor to scan the MODE ring facility (address modifier 0x00C08000, 0x00C04000, or 0x00804001). It is during this WAIT state that the thermal diode data can be scanned out. Scanning the MODE ring is not necessary.

Note: For proper fuse operation, make certain that the SPARE2 and SPARE_GND pins are tied to GND.

Figure 5-3. PowerPC 970FX Thermal Diode Implementation




Table 5-9. Thermal Diode Data Encoding

Field Name	Ring Position	Offset within First 64-Bit Read	Length in Bits	Adjustment
temp_low	1546:1552	39:46	7	Value - 40
temp_high	1553:1559	32:38	7	None
voltage_low	1560:1571	20:31	12	Value/2 + 300
voltage_high	1572:1583	8:19	12	Value/2 + 300

Note: All values are stored LSB:MSB (bit reversed). They should be bit-swapped before applying the adjustments shown in this table. Temperatures are stored in degrees Centigrade and voltages are stored in millivolts.

5.7.3 Heatsink Attachment and Mounting Forces

Table 5-10 and Figure 5-4 describe the allowable forces for the PowerPC 970FX package. Heatsink design should not exceed these static or dynamic forces.


Table 5-10. Allowable Forces on the PowerPC 970FX Package

Call Out Number	Characteristic	Symbol	Maximum	Unit ¹	Note
1	Compressive force on chip	Static	F _C	133.5	N
		Dynamic	F _C	133.5	N
2	Tensile force on chip	Static	F _T	0	N
		Dynamic	F _T	17.6	N
3	Compressive force on BGA balls	Static	F _{BGA}	90.3	N
		Dynamic	F _{BGA}	113.0	N

Note:

- One newton = 0.2248089 pound-force
- The maximum force value for call-out item 3 must include the force value for call-out item 1.
(F_{BGA} + F_{C(Static)} < F_{BGA(Static)})

Figure 5-4. Force Diagram for the PowerPC 970FX Package



5.8 Operational and Design Considerations

5.8.1 Power-On Reset Considerations

For additional information, see the *PowerPC 970 RISC Microprocessor Power-On Reset Application Note*

5.8.2 Debugging PowerPC 970FX Power-On and Reset Sequence

For additional information, see the *PowerPC 970 RISC Microprocessor Power-On Reset Application Note*.

5.8.3 I²C Addressing of PowerPC 970FX

The I²C address of PowerPC 970FX is specified by the binary value 0b1000ppp where ppp = the settings of the Processor ID bits PROCID(0:2). For example, if the PROCID bits are all set to 0 (pulled low), the address is 0b1000000. If the PROCID bits are set to 001, the address is 0b1000001, and so forth.

Revision Log

Revision	Modification
June 4, 2006	Version 2.3 <ul style="list-style-type: none"> Updated pin connection requirements in <i>Table 4-2. Pinout Listing for the CBGA Package</i>, <i>Table 5-7. PowerPC 970FX Pins for Manufacturing Test Only</i>, and <i>Table 5-8. Input/Output Signal Descriptions</i> Added note to <i>Section 5.7.2.</i>
April 11, 2006	Version 2.2 <ul style="list-style-type: none"> Updated power-related values contained in <i>Table 3-2. Recommended Operating Conditions</i>, <i>Table 3-5. Power Consumption for Power-Optimized Parts</i>, <i>Table 3-7. Power Consumption for Standard Parts</i>, and <i>Table 5-2. PowerPC 970FX PLL Configuration</i> Updated power-related descriptions contained in <i>Section 4.1 ESD Considerations</i> and <i>Section 5.3 PLL Power Supply Filtering.</i>
October 14, 2005	Version 2.1 <ul style="list-style-type: none"> Corrected F/2 values in <i>Table 3-5. Power Consumption for Power-Optimized Parts</i> Enhanced descriptions within <i>Section 4.2.2 Reduced-Lead Package Version</i>
September 30, 2005	Version 2.0 Added information that describe the distinctive specifications of the <i>Leaded package version</i> and the <i>Reduced-Lead package version</i> : <ul style="list-style-type: none"> Under <i>Section 1.4 Ordering and Processor Version Register</i>, added <i>Leaded Package Version</i> and <i>Reduced-Lead Package Version</i> subsections. Reorganized <i>Section 3.1.5 Power Consumption</i>, to provide power consumption information for both standard and power-optimized parts in <i>Table 3-5</i>, <i>Table 3-6</i>, <i>Table 3-7</i> and <i>Table 3-8</i>. Under <i>Section 4.2 Mechanical Packaging</i>, added <i>Leaded Package Version</i> and <i>Reduced-Lead Package Version</i> subsections. Updated <i>Figure 5-1. PLL Power Supply Filter Circuit</i> with current information and clarified several of the figure callouts.
July 15, 2005	Version 1.0 <ul style="list-style-type: none"> Updated Features listing, <i>Table 1-1. PPC 970FX Ordering and Processor Version Register (PVR) for the Leaded Package Version</i> and <i>Figure 1-2 Part Number Legend</i> Added errata list and application note documents to <i>Related Publications</i> Updated some of the specifications in <i>Table 3-2. Recommended Operating Conditions</i> Updated <i>Section 3.1.5 Power Consumption</i>, modifying content and form of specification tables. Added note to <i>Figure 3-3. Block Diagram of an SSB for a Processor Interconnect Implementation</i> Updated some of the specifications in <i>Section 3.5.1.2 Drive Side Characteristics</i> Extensively updated specifications in <i>Table 3-6. Power Consumption for Power-Optimized Parts</i> and <i>Table 3-7. Power Consumption for Standard Parts</i> Updated some of the specifications in <i>Table 3-11. Processor Interconnect SSB Driver Specifications</i> and <i>Table 3-13. Processor Interconnect SSB Receiver Specifications</i> Made major modifications to <i>Table 3-12. Processor Interconnect SSB PCB Trace Specifications</i>, <i>Table 3-14. Processor Interconnect SSB Timing Parameters for the De-skew and Clock Alignment</i> and <i>Section 3.5.1.4 Receive Side Characteristics</i> Added <i>Table 3-17. Input AC Timing Specifications for TBEN</i> Added clarifying note to <i>Section 3.10.1 I2C Bus Timing Information</i> Clarified text in <i>Section 3.10.3 I2C and JTAG Considerations</i> Updated some of the specifications in <i>Figure 3-10. JTAG Clock Input Timing Diagram</i> Made major modifications to <i>Section 3.10.3 I2C and JTAG Considerations</i>, <i>Section 5.7.1 Thermal Management pins</i>, and <i>Section 5.7.2 Reading Thermal Diode Calibration data via JTAG</i> Updated <i>Section 4. PowerPC 970FX Microprocessor Dimension and Physical Signal Assignments</i> to describe both packaging types. Changed titles for <i>Figure 4-1. PPC 970FX Microprocessor for Mechanical Package, Leaded, for DD3.0x Parts (top and side)</i> and <i>Figure 4-2. PPC 970FX Microprocessor Mechanical Package, Leaded, for DD3.1x Parts (top and side)</i> Updated <i>Table 5-2. PowerPC 970FX PLL Configuration</i> and <i>Table 5-3. System Configuration - Typical Examples of Pin Settings</i> Added <i>Table 5-9. Thermal Diode Data Encoding</i> Updated some of the specifications in <i>Table 5-10. Allowable Forces on the PowerPC 970FX Package</i>

