

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K36 MLB SCHEMATIC

REFERENCED FROM M70
8/9/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	(-csa)	Contents	Sync	Date
1	1	Table of Contents	RX	USB 09/05/2006
2	2	System Block Diagram	RX	WFERRY-WF 05/11/2006
3	3	Power Block Diagram	MK	POWER 06/30/2005
4	4	CONFIGURATION OPTIONS	RX	SMC 07/18/2005
5	5	Revision History	RX	N/A N/A
6	7	FUNC TEST 1 OF 2	RX	TP 07/25/2005
7	8	Power Aliases	MK	WFERRY 06/15/2006
8	9	SIGNAL ALIAS /RESET	RX	GPU 07/17/2006
9	10	CPU FSB	RX	T9_MLB_NOME 11/12/2006
10	11	CPU Power & Ground	RX	T9_MLB_NOME 11/12/2006
11	12	CPU Decoupling & VID	RX	MSARWAR 04/26/2006
12	13	CPU ITP700FLEX DEBUG	ES	MASTER 5/23/05
13	14	NB CPU Interface	ES	T9_MLB 10/30/2006
14	15	NB PEG / Video Interfaces	ES	T9_MLB 10/30/2006
15	16	NB Misc Interfaces	ES	T9_MLB 10/30/2006
16	17	NB DDR2 Interfaces	ES	T9_MLB 10/30/2006
17	18	NB Power 1	ES	T9_MLB 10/30/2006
18	19	NB Power 2	ES	T9_MLB 10/30/2006
19	20	NB Grounds	ES	T9_MLB 10/30/2006
20	21	NB Standard Decoupling	ES	WFERRY 06/15/2006
21	22	NB Graphics Decoupling	ES	WFERRY 06/15/2006
22	23	SB Enet, Disk, FSB, LPC	RX	T9_MLB 10/30/2006
23	24	SB PCI, PCIE, DMI, USB	RX	T9_MLB 10/30/2006
24	25	SB Pwr Mgt, GPIO, Clink	RX	T9_MLB 10/30/2006
25	26	SB Power & Ground	RX	T9_MLB 10/30/2006
26	27	SB Decoupling	RX	WFERRY 06/01/2006
27	28	SB Misc	RX	NB 07/26/2005
28	29	Clock (CK505)	DK	DSIMON 06/06/2006
29	30	Clock Termination	DK	DSIMON-WF 06/06/2006
30	31	DDR2 SO-DIMM Connector A	LD	MEMORY 06/20/2005
31	32	DDR2 SO-DIMM Connector B	LD	MEMORY 06/20/2005
32	33	Memory Active Termination	LD	MEMORY 06/20/2005
33	34		LT	ENET 08/19/2005
34	37	Ethernet (Yukon)	LT	USB 10/07/2006
35	38	Yukon Power Control	LT	USB 10/07/2006
36	39	ETHERNET CONNECTOR	LT	USB 09/14/2006
37	40	FIREWIRE CONTROLLER	LT	ENET 08/30/2005
38	43	FIREWIRE PORT	LT	GPU 07/17/2006
39	44	PATA CONNECTOR	DK	GPU 07/17/2006
40	45	SATA CONNECTOR	RX	GPU 07/17/2006
41	46	USB EXTERNAL CONNECTORS	LT	USB 06/30/2006
42	47	CONNECTOR MISC	LT	USB 06/29/2006
43	48	IR CONTROLLER & BT INTERFACE	LT	USB 09/05/2006
44	49	SMC	LD	T9_MLB 10/30/2006
45	50	SMC SUPPORT	LD	GPU 07/17/2006



Page		Contents			Date
46	51	LPC+ Debug Connector	LD	WFERRY	06/01/2006
47	52	SMBUS CONNECTIONS	LD	WFERRY	06/01/2006
48	53	CPU Current & Voltage Sense	ES	GPU	07/17/2006
49	55	TEMPERATURE SENSE	ES	GPU	06/21/2006
50	56	Fan	LD	ENET	11/10/2005
51	59	SMS	MK	SMC	08/23/2005
52	61	SPI ROMs	RX	WFERRY	04/26/2006
53	62	AUDIO: CODEC	RX	M70AUDIO	03/12/2007
54	66	AUDIO: SPEAKER AMP	RX	M70AUDIO	03/12/2007
55	67	AUDIO: JACK	RX	M70AUDIO	03/12/2007
56	68	AUDIO: JACK TRANSLATORS	RX	M70AUDIO	03/12/2007
57	69	DC-In & Battery Connectors	RX	POWER	07/13/2005
58	70	S0 FETS & Power Sequencing	MK	DSIMON-WF	05/31/2006
59	71	IMVP6 CPU VCore Regulator	MK	POWER	07/13/2005
60	72	Render VCore Supplies	MK	GPU	06/29/2006
61	73	1.5V / 1.05V Supplies	MK	POWER	07/13/2005
62	75	1.8V/0.9V Supplies	MK	POWER	07/13/2005
63	76	5V/3.3V Supplies	MK	POWER	07/13/2005
64	77	3.42V/1.25V Switcher	MK	ENET	12/06/2005
65	78	S3 FET & S3/S5 Control	MK	DSIMON-WF	06/12/2006
66	79	PBUS Supply/Battery Charger	MK	SMC	08/19/2005
67	90	INVERTER, LVDS, TMDS	MK	GPU	06/23/2006
68	92	EXTERNAL TMDS	ES	GRAPHIC	06/06/2005
69	94	MINI-DVI CONNECTOR	ES	EUGENE	05/21/05
70	100	CPU/FSB Constraints	ES	WFERRY	06/08/2006
71	101	NB Constraints	RX	WFERRY	06/12/2006
72	102	Memory Constraints	ES	WFERRY	06/08/2006
73	103	SB Constraints (1 of 2)	LD	WFERRY	06/12/2006
74	104	SB Constraints (2 of 2)	RX	WFERRY	06/12/2006
75	105	Clock Constraints	RX	WFERRY	06/12/2006
76	106	FireWire & SMC Constraints	DK	WFERRY	06/12/2006


K36 EE DRIS:
RX-RAYMOND XU
DK-DINESH KUMAR
RC-RAY CHANG
MK-MARC KLINGELHOFER
LT-LAWRENCE TAN
LD-LINDA DUNN
MM-MARY(YUAN) MA

DVT BUILD

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7455	1	SCHEM,MLB,K36	SCH	CRITICAL	
820-2279	1	PCBF,MLB,K36	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING		METRIC <table border="1"> <tr> <td>DRAFTER</td> <td><input checked="" type="checkbox"/></td> <td>DESIGN CR</td> <td><input checked="" type="checkbox"/></td> </tr> <tr> <td>ENG APPD</td> <td><input checked="" type="checkbox"/></td> <td>MFG APPD</td> <td><input checked="" type="checkbox"/></td> </tr> <tr> <td>QA APPD</td> <td><input checked="" type="checkbox"/></td> <td>DESIGNER</td> <td><input checked="" type="checkbox"/></td> </tr> <tr> <td>RELEASE</td> <td><input checked="" type="checkbox"/></td> <td>SCALE</td> <td>NONE</td> </tr> </table>		DRAFTER	<input checked="" type="checkbox"/>	DESIGN CR	<input checked="" type="checkbox"/>	ENG APPD	<input checked="" type="checkbox"/>	MFG APPD	<input checked="" type="checkbox"/>	QA APPD	<input checked="" type="checkbox"/>	DESIGNER	<input checked="" type="checkbox"/>	RELEASE	<input checked="" type="checkbox"/>	SCALE	NONE	 APPLE INC. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
DRAFTER	<input checked="" type="checkbox"/>	DESIGN CR	<input checked="" type="checkbox"/>																		
ENG APPD	<input checked="" type="checkbox"/>	MFG APPD	<input checked="" type="checkbox"/>																		
QA APPD	<input checked="" type="checkbox"/>	DESIGNER	<input checked="" type="checkbox"/>																		
RELEASE	<input checked="" type="checkbox"/>	SCALE	NONE																		
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D																	
				DRAWING NUMBER 051-7455																	
				REV. 01																	
				SHT 1 OF 76																	



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

K36 POWER SYSTEM ARCHITECTURE



[illegible]





CPU FSB

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=11/12/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current numbers from Merom for Santa Rosa EMTS, doc #22221.

CPU Power & Ground

SYNC_MASTER=T9_MLB_NONE

SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE: D 051-7455


SCALE: NONE


SHT: 10

OF: 76

REV.: 01







NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND.
All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLL and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.

SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=TS_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE

SIZE
D


DRAWING NUMBER
051-7455

REV.
01

SHT
14

OF
76





NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current numbers from Crestline EDS, doc #21749.

NB Power 1

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7455

01


SCALE

SHT

OF

76

NONE



NB Power 2

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7455

01

SCALE

SHT


OF

76

NONE

18

76




Current numbers from Crestline EDS Addendum, doc #20127.

NB Standard Decoupling	
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	20	76



NOTE: This filter is required even if using only external graphics.
VCCD_TV DAC also powers internal thermal sensors.

Layout Note:
These 4 caps should be
within 6.35 mm of NB edge

Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

Layout Note:
These 8 caps should be
within 6.35 mm of NB edge

Layout Note: Route to caps, then GND

NEED TO FIND A "1#GH, 500MA, 78MOHM" INDUCTOR
WF: Should be 1uH, 30% L2220


WF: Check part properties

Layout Note: Route to cap, then GND

WF: Is this the best part to use?
WF: Check C2266 value, R2267 value

NB Graphics Decoupling	
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SBT	OF
NONE		21	76



HDA	
HDA_BIT_CLK	24.000MHz CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
ACE_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC	
SYNC_MASTER=TY_MLB	SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	22 OF 76
NONE			



SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=TS_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	24 OF 76








SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902


ORIGINAL DESIGN:
USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.2OHM FOR R2900,R2901 AND 1OHM FOR R2902




FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0


* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

Clock (CK505)	
SYNC_MASTER=DSIMON	SYNC_DATE=06/06/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7455		01
	SCALE	NONE	SHT	28 OF 76



APPLE INC.



FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
FOR MANUAL CPU FREQUENCY

CPU speed is currently set to 200MHZ

CLK Termination

CLKREQ Controls

Clock Termination


SYNC_MASTER=DSIMON-WF SYNC_DATE=06/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE


NONE

SH

29


OF

76



DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors.
(See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)

DDR2 Bypass Caps

(For return current)



The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.



DDR2 SO-DIMM Connector A

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SCALE: NONE SBT: 30 OF: 76

REV. 01



DDR2 VREF (FOR CONNECTOR B)

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes

- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)
- NOTE: This page does not supply VREF. The reference voltage must be provided by another page.

DDR2 Bypass Caps

(For return current)




The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.


DDR2 SO-DIMM Connector B			
SYNC_MASTER=MEMORY		SYNC_DATE=06/20/2005	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER		REV.
D	051-7455		01
APPLE INC.			
SCALE	SHT	OF	
NONE	31	76	




APPLE INC.



Resistor prevents pwr-gnd short






AIRPORT CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	33	76

Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.


NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

	Yukon EC	Yukon Ultra
No link:	171 mA	130 mA
10 Mbps:	179 mA	130 mA
100 Mbps:	203 mA	150 mA
1000 Mbps:	426 mA	290 mA

	Yukon EC	Yukon Ultra
No link:	4 mA	60 mA
10 Mbps:	4 mA	70 mA
100 Mbps:	4 mA	70 mA
1000 Mbps:	4 mA	80 mA

	Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link:	82 mA	0 mA
10 Mbps:	108 mA	30 mA
100 Mbps:	126 mA	40 mA
1000 Mbps:	218 mA	150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES,4.87K,1%,1/16W,0402,LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE: DRAWING NUMBER: REV.

D 051-7455 01

SCALE: NONE SBT 34 OF 76

D

C

B



D




B

A



APPLE INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN,8P RJ-45 JACK,TH,MG3,LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN,8P RJ-45 JACK,TH,BLACK,LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR

SYNC_MASTER=USB

SYNC_DATE=09/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7455 REV. 01

SCALE NONE SHT 36 OF 76

Page Notes

INPUT:
=PPBUS_FW - PORT POWER
=PP3V3_S5_FW - DIGITAL POWER
=GND_CHASSIS_FW_PORT0 - CHASSIS GROUND
=FWPWR_FWRON - ADDITIONAL POWER CONTROL

INPUT/OUTPUT:
FW_TPA0_P/N,FW_TPB0_P/N,FW_TPBAS0 - FIREWIRE DIFF PAIRS

OUTPUT:
FW_PC0 - POWER CLASS IDENTIFIER (SINGLE PORT - TIE LOW)


PAGE HISTORY

5/19/05 - INITIAL REVISION
6/22/05 - CHANGED DIFF PAIR NAMES TO MATCH REUSE
6/22/05 - REMOVED CONSTRAINTS BECAUSE USING ALLEGRO CONST MANAGER
6/22/05 - CONNECTED FW_PC0 FOR SINGLE PORT
6/26/05 - UPDATED LATE-VG POWER RAIL CIRCUIT FROM M1
7/26/05 - CHANGED CONNECTOR PORT NAMING TO PORT0
7/26/05 - SWITCHED TO 514-014 FOR PRE-BROD CONNECTOR
7/26/05 - REMOVED R4520 - IT HASN'T BEEN STUFFED FOR MANY PRODUCTS
7/26/05 - CHANGED FL4390 TO 1.1A VERSION
7/26/05 - REMOVED ETHERNET LOW-POWER MODE CIRCUIT
7/26/05 - UPDATED SIGNAL NAMES FOR FW PORT POWER ENABLE


1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

PORT POWER CLASS


0 FOR SINGLE PORT
1 FOR DUAL PORT



Enables port power whenever
machine AC Adapter is plugged
or system at run state with battery only



LATE-VG DETECTION CIRCUIT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0456	1	CONN, 6P 1394A RCPT,MIDPLANE,NG3,LF	J4300	CRITICAL	NORMAL
514-0476	1	CONN, 6P 1394A RCPT,MIDPLANE,BLACK,LF	J4300	CRITICAL	FANCY

FIREWIRE PORT

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE NONE SHT 38 OF 76



USB 2.0 CONNECTORS

USB EXTERNAL CONNECTORS

SYNC_MASTER=USB SYNC_DATE=06/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0457	2	CONN,4P USB RCPT,MIDPLANE,M03,LF	J4600,J4601	CRITICAL	NORMAL
514-0477	2	CONN,4P USB RCPT,MIDPLANE,BLACK,LF	J4600,J4601	CRITICAL	FANCY



APPLE INC.


D 051-7455 01

SCALE NONE SHT 41 OF 76



CONNECTOR MISC		
SYNC_MASTER=USB SYNC_DATE=06/29/2006		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE	NONE	SHT	42 OF 76



IR CYPRESS ENCORE II USB CONTROLLER


BLUETOOTH

3G CONNECTOR

IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	43	76

A



Pin	Signal	Function	Notes
I14	SMC_PM_G2_EN	IOU	45C6
I15	SMC_ADAPTER_EN	IOU	6C1 33C7 35C7 38C6 45B3 57C4
I16	SMC_P62		44B4
K12	SMC_P63		44B4
K13	SMC_P64		44B4
I17	PM_LAN_PWRGD	45C5	
I12	SMC_PROCHOT_3_3_L	45D1	
I13	SMC_P67	45C5	
I12	SMC_CPU_ISENSE	45D1	48C1 59C7
I13	SMC_CPU_VSENSE	45D1	48B2 48B1
I13	SMC_GPU_ISENSE	45D1	44A4
I14	SMC_GPU_VSENSE	45D1	44A4
I14	SMC_DCIN_ISENSE	45D1	44C2
I15	SMC_PBUS_VSENSE	45D1	48D6
I13	SMC_BATT_ISENSE	45D1	46B1
I15	SMC_NB_1V25_ISENSE	45D1	45B3
C7	SMC_WAKE_SCI_L	IOU	24C8
A7	SMC_P81		44B4
I8	PM_CLKRUN_L	IOU	6C2 24C8 37A5 46B6
C6	PM_SUS_STAT_L	IOU	6C2 24D5 46B4
I6	SMC_TX_L	IOU	6C2 41A8 44B8 45D5 46B6
A6	SMC_RX_L	IOU	6C2 41A8 44B8 45D5 46B4
B6	(OC) SMB_MGMT_CLK	B1	47B3
K4	SMC_ONOFF_L	IOU	42C8 45B8 45D5
I2	SMC_BC_ACLK	IOU	4C1 45B6 57C3 57C7 46A5
J1	SMC_BS_ALRT_L	IOU	45D1 45C5 57A2
J3	PM_SLP_S3_L	IOU	24D3 33C7 35C7 45B6 58B7 62B1
J4	PM_S4_STATE_L	IOU	24D3 33B7 65A6 65C4
H2	PM_SLP_S5_L	IOU	24D3 45C3
H1	SMC_SUS_CLK	IOU	45A7
J2	(OC) SMB_0_S0_DATA	B1	47D6

●	SMC_CASE_OPEN	44B	45B3
●	SMC TCK	44B	6C2 45C5 46B4
●	SMC TDI	44B	6C2 45C5 46B4
●	SMC TDO	44B	6C2 45C5 46B4
●	SMC TMS	44B	6C2 45C5 46B4
●	SMC PF0	44A4	
●	SMC PF1	44B4	
●	SMC LID	44B	6B2 42C3 45C5 57A8
●	SMC PF3	45C1	
●	SMC_BATT_ISET	44B	6C1 66AB
●	SMC_BATT_VSET	44B	44A4
●	SMC_SYS_ISET	44B	66B8
●	SMC_SYS_VSET	44B	44A4
●	SMC PG0	45C5	
●	SMC_SMS_INT	44B	51AB
● (OC)	SMB_BSA_DATA	44B	47C3
● (OC)	SMB_BSA_CLK	44B	47C3
● (OC)	SMB_A_S3_DATA	44B	47D3
● (OC)	SMB_A_S3_CLK	44B	47D3
● (OC)	SMB_B_S0_DATA	44B	47C6
● (OC)	SMB_B_S0_CLK	44B	47C6
●	SMC_PROCHOT	44B	45B6
●	SMC_THRMTRIP	44B	45B5
●	SMC_FWE	44B	45C5
●	ALS_GAIN	44B	44B4
●	SMC PH4	44A4	
●	SMS_ONOFF_L	44B	51C7

44C5	SMC_GPU_ISENSE	MAKE_BASE=TRUE	==	SMC_GPU1_ISENSE	60B2 60C7
44C5	SMC_GPU_VSENSE	MAKE_BASE=TRUE	==	SMC_GPU1_VSENSE	48B1
44C8	SMC_P45	MAKE_BASE=TRUE	==	SMC_ENRGYSTRLDO_EN	66C3
44A5	SMC_PH4	MAKE_BASE=TRUE	==	SMC_ENRGYSTRLDO_PG00D	


54C03 46C01		SMC
SYNC_MASTER=T9_MLB		SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
I I NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

D




B


A



1



3.3V TO PBUS LEVEL SHIFTING




SMC 1.05V to 3.3V Level Shifting

SMC SUPPORT
SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	45	76



LPC+ Debug Connector

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		46	76



SMBUS CONNECTIONS

SYNC_MASTER=WFERRY

SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

SCALE

SHT


OF

76

01


PROCESSOR DCIN VOLTAGE SENSE

CPU CURRENT SENSE




Current Sense Calibration Circuit


Switches in fixed load on power supplies to calibrate current sense circuits



CPU VOLTAGE SENSE



GPU VOLTAGE SENSE



CPU Current & Voltage Sense

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	48	76



HEAT-PIPE/FIN-STACK TEMPERATURE ZONE

(WRITE: 0X98 READ: 0X99)

CPU TEMPERATURE ZONE

(Write: 0x98 Read: 0x99)

TEMPERATURE SENSE

SYNC_MASTER=GPU

SYNC_DATE=06/21/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

SCALE

SHT


OF

76

D

051-7455

01



Fan

SYNC_MASTER=ENESYNC_DATE=11/10/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	50	76

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D	7/21/2005 = FIRST REVISION OF PAGE	D
	7/22/2005 = CONNECTED PD PIN TO SMC'S SMS_ONOFF_L	

C

R5921
10K



SO

NC1 1 NC
NC2 2 NC


C

[illegible]

A
A
SYNC_MASTER=SMC SYNC_DATE=08/23/2005



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
	SCALE	SHT	OF
	NONE	51	76


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE


SIZE
D


DRAWING NUMBER
051-7455

REV.
01

SHT
53

OF
76





AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR
APN:518S0392

SPEAKER CONNECTOR
APN:518S0519

MIC EMI FILTER

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

55

OF

76

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0459	1	CONN, 3.5MM COMBO AUDIO OUT, RA, MG3, LF	J6700	CRITICAL	NORMAL
514-0458	1	CONN, 3.5MM COMBO AUDIO IN, RA, MG3, LF	J6750	CRITICAL	NORMAL
514-0479	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J6700	CRITICAL	FANCY
514-0478	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J6750	CRITICAL	FANCY

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO_0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO_0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTE)

CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A

PORT A DETECT


PORT E DETECT (SPDIF DELEGATE)



PLACE L6800/C6800 CLOSE TO Q6800

PP3V3_S0_AUDIO_F


MIC INPUT CIRCUITRY




HP/LO DE-POP SWITCH

APN:353S1459


PORT A HP/LO



PORT C LI



Line-in (PORT C) DETECT



AUDIO: JACK TRANSLATORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE	SHT	OF	REV.
NONE	56	76	01

S0 FETS & POWER SEQUENCING & PGOOD

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
376S0448	376S0445	?	Q7000	




LATEST ISSUE: 2007/01/02



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SBT 58 OF 76	



IMVP6 CPU VCore Regulator

LATEST ISSUE: 2007/01/23

IMVP6 CPU VCore Regulator

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SCALE	SHEET	OF	REV.
NONE	59	76	01

	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 OCSET	0.25 MM	0.20 MM
IMVP6 VSUM	0.25 MM	0.20 MM
GND IMVP6 SGND	0.50 MM	0.20 MM
IMVP6 VO	0.25 MM	0.20 MM
IMVP6 DROOP	0.25 MM	0.20 MM
IMVP6 DFB	0.25 MM	0.20 MM
IMVP6 SOFT	0.25 MM	0.20 MM
IMVP6 RBIAS	0.25 MM	0.20 MM
IMVP6 VDIFF	0.25 MM	0.20 MM
IMVP6 FB2	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 VW	0.25 MM	0.25 MM
CPU VCCSENSE P	0.25 MM	0.25 MM
CPU VCCSENSE N	0.25 MM	0.25 MM
IMVP6 RTN	0.25 MM	0.25 MM
IMVP6 VSEN	0.25 MM	0.25 MM

	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM

	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

D

AB

A

8

7

6


5

4

3


2

1



1.8V/0.9V POWER SUPPLY

State	PM_SLP_S4	IPM_SLP_S3	IPP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7530	KEMET T520V336M016ATE0457650

1.8V/0.9V Supplies
 SYNC MASTER=POWER SYNC DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2006/12/22

 APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	62	76

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$V_{out} = 1V * (1 + R_c / R_d)$$

Routing Note:
The discharge path (VO1) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

Placement Note:
R7601, C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605, R7603 close to U7600.

PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016ATE045760
128S0093	128S0092	?	C7640	KEMET T520V336M016ATE045760
376S0448	376S0445	?	Q7620	KEMET T520V336M016ATE045760

5V/3.3V Supplies

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


LATEST ISSUE: 2006/12/22




SCALE	SHT	OF	REV.
NONE	63	76	01

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



3.42V/1.25V Switcher

SYNC_MASTER=ENETSYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LATEST ISSUE: 2007/3/8

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7455

REV.

01

SCALE

NONE

SHT


64

OF


76

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL



1.8V S3 RUN/SS CONTROL



5V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS (ON)	48 mOhm @4.5V
LOADING	0.051 A

3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS (ON)	65 mOhm @2.5V
LOADING	0.098 A

LATEST ISSUE: 2006/12/22

S3 FET & S3/S5 Control


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT OF	
NONE	65 76	


D



SIZE

SCALE	SHT	OF
-------	-----	----

NONE	66	76
------	----	----



EXTERNAL TMDS
SYNC_MASTER=GRAPHICS_DATE=06/06/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB VIDEO ALIASES

14A5	=CRT_TVO_IREF	CRT_TVO_IREF	14B9 71C3	=CRT_BLUE	CRT_BLUE	69B8 71C3
14C5	=TV_A_DAC	TV_A_DAC	MAKE_BASE=TRUE			
14B5	=TV_B_DAC	TV_B_DAC	MAKE_BASE=TRUE	=CRT_GREEN	CRT_GREEN	69A8 71C3
14B5	=TV_C_DAC	TV_C_DAC	MAKE_BASE=TRUE			
			MAKE_BASE=TRUE	=CRT_RED	CRT_RED	69A8 71C3
			MAKE_BASE=TRUE			
14B5	=CRT_HSYNC_R	CRT_HSYNC_R	69C3 71C3			
14A5	=CRT_VSYNC_R	CRT_VSYNC_R	69C3 71C3			

Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE

TMDS(MINI DVI) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR

DVI power DIODE on page 95 (D9500)

PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR

PLACE R9450 R9451 CLOSE TO GMCH

PLACE R9452 R9453 CLOSE TO GMCH

PLACE R9454 R9455 CLOSE TO GMCH

MINI-DVI CONNECTOR

SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0480	1	CONN,REC,MINI-DVI,32P,RA,TABS,ME3	J9401	CRITICAL	NORMAL
514-0481	1	CONN,REC,MINI-DVI,32P,RA,TABS,BLK	J9401	CRITICAL	FANCY



APPLE INC.

SCALE NONE

SHT 69 OF 76

D 051-7455

REV. 01

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK_P<2..0>	1503 30A4 3004
	MEM_70D	MEM_CLK	MEM_CLK_N<2..0>	1503 30A4 3004
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	1503 30C4 30C6 3206
MEM_A_CNTL	MEM_CTRL	MEM_CTRL	MEM_CS_L<1..0>	1503 30B4 30B6 3206
MEM_A_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	15C3 30B4 30B6 3206
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_A<14..0>	15C6 16B5 16C5 30B4 30B6 30C4 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_BS<2..0>	16D5 30B4 30B6 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_RAS_L	16B5 30B4 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_CAS_L	16D5 30B6 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A_WE_L	16B5 30B6 32B6
MEM_A_DO_BYTE0	MEM_55S	MEM_DATA	MEM_A_DQ<7..0>	16D8 30D4 30D6
MEM_A_DO_BYTE1	MEM_55S	MEM_DATA	MEM_A_DQ<15..8>	16C8 30D4 30D6
MEM_A_DO_BYTE2	MEM_55S	MEM_DATA	MEM_A_DQ<23..16>	16C8 30C4 30C6
MEM_A_DO_BYTE3	MEM_55S	MEM_DATA	MEM_A_DQ<31..24>	16C8 30C4 30C6 30D4 30D6
MEM_A_DO_BYTE4	MEM_55S	MEM_DATA	MEM_A_DQ<39..32>	16B8 16C8 30B4 30B6
MEM_A_DO_BYTE5	MEM_55S	MEM_DATA	MEM_A_DQ<47..40>	16B8 30A4 30A6 30B4 30B6
MEM_A_DO_BYTE6	MEM_55S	MEM_DATA	MEM_A_DQ<55..48>	16B8 30A4 30A6
MEM_A_DO_BYTE7	MEM_55S	MEM_DATA	MEM_A_DQ<63..56>	16A8 16B8 30A4 30A6
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A_DM<0>	16D5 30D4
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A_DM<1>	16D5 30D4
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A_DM<2>	16C5 30C6
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A_DM<3>	16C5 30C4
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A_DM<4>	16C5 30B4
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A_DM<5>	16C5 30B6
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A_DM<6>	16C5 30A6
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A_DM<7>	16C5 30A4
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A_DQS_P<0>	16C5 30D6
	MEM_85D	MEM_DQS	MEM_A_DQS_N<0>	16C5 30D6
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A_DQS_P<1>	16C5 30D6
	MEM_85D	MEM_DQS	MEM_A_DQS_N<1>	16C5 30D6
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A_DQS_P<2>	16C5 30C4
	MEM_85D	MEM_DQS	MEM_A_DQS_N<2>	16C5 30C4
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A_DQS_P<3>	16C5 30C6
	MEM_85D	MEM_DQS	MEM_A_DQS_N<3>	16C5 30C6
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A_DQS_P<4>	16C5 30B6
	MEM_85D	MEM_DQS	MEM_A_DQS_N<4>	16C5 30B6
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A_DQS_P<5>	16C5 30B4
	MEM_85D	MEM_DQS	MEM_A_DQS_N<5>	16C5 30B4
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A_DQS_P<6>	16C5 30A4
	MEM_85D	MEM_DQS	MEM_A_DQS_N<6>	16C5 30A4
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A_DQS_P<7>	16C5 30A6
	MEM_85D	MEM_DQS	MEM_A_DQS_N<7>	16C5 30A6
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK_P<5..3>	15D3 31A4 31D4
	MEM_70D	MEM_CLK	MEM_CLK_N<5..3>	15D3 31A4 31D4
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	15D3 31C4 31C6 32D5 32D6
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_CS_L<3..2>	15C3 15D3 31B4 31B6 32D6
MEM_B_CNTL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	15C3 31B4 31B6 32D6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_A<14..0>	15C6 16B1 16C1 31B4 31B6 31C4 31C6 32A5 32B5
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_BS<2..0>	16D1 31B4 31B6 31C6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_RAS_L	16B1 31B4 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_CAS_L	16D1 31B6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B_WE_L	16B1 31B6 32A6
MEM_B_DO_BYTE0	MEM_55S	MEM_DATA	MEM_B_DQ<7..0>	16D4 31D4 31D6
MEM_B_DO_BYTE1	MEM_55S	MEM_DATA	MEM_B_DQ<15..8>	16C4 31D4 31D6
MEM_B_DO_BYTE2	MEM_55S	MEM_DATA	MEM_B_DQ<23..16>	16C4 31C4 31C6
MEM_B_DO_BYTE3	MEM_55S	MEM_DATA	MEM_B_DQ<31..24>	16C4 31C4 31C6
MEM_B_DO_BYTE4	MEM_55S	MEM_DATA	MEM_B_DQ<39..32>	16B4 16C4 31B4 31B6
MEM_B_DO_BYTE5	MEM_55S	MEM_DATA	MEM_B_DQ<47..40>	16B4 31A4 31A6 31B4 31B6
MEM_B_DO_BYTE6	MEM_55S	MEM_DATA	MEM_B_DQ<55..48>	16B4 31A4 31A6
MEM_B_DO_BYTE7	MEM_55S	MEM_DATA	MEM_B_DQ<63..56>	16A4 16B4 31A4 31A6
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B_DM<0>	16D1 31D4
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B_DM<1>	16D1 31D4
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B_DM<2>	16C1 31C4
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B_DM<3>	16C1 31C6
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B_DM<4>	16C1 31B4
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B_DM<5>	16C1 31A6
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B_DM<6>	16C1 31A4
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B_DM<7>	16C1 31A6
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B_DQS_P<0>	16C1 31D6
	MEM_85D	MEM_DQS	MEM_B_DQS_N<0>	16C1 31D6
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B_DQS_P<1>	16C1 31D6
	MEM_85D	MEM_DQS	MEM_B_DQS_N<1>	16C1 31D6
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B_DQS_P<2>	16C1 31C6
	MEM_85D	MEM_DQS	MEM_B_DQS_N<2>	16C1 31C6
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B_DQS_P<3>	16C1 31C4
	MEM_85D	MEM_DQS	MEM_B_DQS_N<3>	16C1 31C4
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B_DQS_P<4>	16C1 31B6
	MEM_85D	MEM_DQS	MEM_B_DQS_N<4>	16C1 31B6
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B_DQS_P<5>	16C1 31A4
	MEM_85D	MEM_DQS	MEM_B_DQS_N<5>	16C1 31A4
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B_DQS_P<6>	16C1 31A6
	MEM_85D	MEM_DQS	MEM_B_DQS_N<6>	16C1 31A6
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B_DQS_P<7>	16C1 31A4
	MEM_85D	MEM_DQS	MEM_B_DQS_N<7>	16C1 31A4

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=WFERRY

SYNC_DATE=06/08/2006

REV. 01

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D 051-7455

SCALE NONE

SHT 72

OF 76

8

7

6

5

4

3

2

1

87654321

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

NET TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	23A8 23B8 37B5 37C5
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	23A8 37B6
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	23A8 37B6
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_PAR	23A6 37B5
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	23B6 37B5
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L	23A4 23A6 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	23A4 23A6
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L	23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L	23A4 23A6 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	23A4 23A6 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	23B5 37A5
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	23A4 23B6
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	23A4 23B6
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	
INT_PIOA_L	PCI_55S	PCI	INT_PIOA_L	23A4 23A8
INT_PIOB_L	PCI_55S	PCI	INT_PIOB_L	23A4 23A8
INT_PIOB_L	PCI_55S	PCI	INT_PIOB_L	23A4 23A8
INT_PIOB_L	PCI_55S	PCI	INT_PIOB_L	23A4 23A8 37A5
INT_PIOB_L	PCI_55S	PCI	INT_PIOB_L	23A4 23A6
INT_PIOB_L	PCI_55S	PCI	INT_PIOB_L	23A4 23A6
PCI_E_R2D	PCI_E_100D	PCI_E	PCI_E_R2D C P	33B5 33B6
PCI_E_100D	PCI_E_100D	PCI_E	PCI_E_R2D C N	33B5 33B6
PCI_E_D2R	PCI_E_100D	PCI_E	PCI_E_D2R P	33B5
PCI_E_100D	PCI_E_100D	PCI_E	PCI_E_D2R N	33B5 33C5
GLAN_COMP			GLAN_COMP	22C6
ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2..0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2..0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R	
LAN_55S	ENET_CLK		ENET_GLAN_CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI P<0>	34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI N<0>	34B8 36B7
ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI P<1>	34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI N<1>	34B8 36C7
ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI P<2>	34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI N<2>	34B8 36C7
ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI P<3>	34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI N<3>	34B8 36C7
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	24D5
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF	15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0	24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1	24C3

87654321

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY

SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7455

REV.

01

SCALE

NONE

SHT

74

OF

76











FireWire Interface Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	FW_D_CTT	FW_55S	FW	FW LINK<7..0>
	FW_P_CTT	FW_55S	FW	FW CTL<1..0>
	FW_LCLK	CLK_MED_55S	CLK_MED	CLKFW LINK LCLK
		CLK_MED_55S	CLK_MED	CLKFW PHY LCLK
	FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW LINK PCLK
		CLK_MED_55S	CLK_MED	CLKFW PHY PCLK
	FW_LKON	FW_55S	FW	FW LKON
		FW_55S	FW	FW LKON_R
	FW_LPS	FW_55S	FW	FW LPS
	FW_LREQ	FW_55S	FW	FW LREQ
	FW_PINT	FW_55S	FW	FW PINT
	FWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI_R
		CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI
	FW_0_TPA	FW_110D	FW_TP	FW_0 TPA_P
	FW_0_TPA	FW_110D	FW_TP	FW_0 TPA_N
	FW_0_TPB	FW_110D	FW_TP	FW_0 TPB_P
		FW_110D	FW_TP	FW_0 TPB_N
	FW_1_TPA	FW_110D	FW_TP	FW_1 TPA_P
	FW_1_TPA	FW_110D	FW_TP	FW_1 TPA_N
	FW_1_TPB	FW_110D	FW_TP	FW_1 TPB_P
		FW_110D	FW_TP	FW_1 TPB_N
Port 2 Not Used				

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 4702
	SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 4702
	SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 4702 4705
	SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 4702 4705
	SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 4705
	SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 4705
	SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 4702
	SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 4702
	SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 4702
	SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 4702

FireWire & SMC Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7455
---	----------

SCALE	SHT	OF
NONE	76	76