

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	APPD DATE
			2010-03-18

SCHEM, MLB_LDO, K6
PVT, 3/18/10


Page		Contents	Sync	Date
1	1	Table of Contents	K17_MLB	05/20/2009
2	2	System Block Diagram	K69_MLB	08/19/2009
3	3	Power Block Diagram	K69_MLB	08/19/2009
4	4	BOM Configuration	K24_MLB	07/20/2009
5	5	Revision History	K24_MLB	07/20/2009
6	7	FUNC TEST	K24_MLB	07/20/2009
7	8	Power Aliases	K24_MLB	07/22/2009
8	9	SIGNAL ALIAS	K24_MLB	07/20/2009
9	10	CPU FSB	T27_MLB	08/27/2009
10	11	CPU Power & Ground	T27_MLB	07/20/2009
11	12	CPU Decoupling	T27_MLB	11/23/2009
12	13	eXtended Debug Port (mini-XDP)	T27_MLB	07/28/2009
13	14	MCP CPU Interface	T27_MLB	11/05/2009
14	15	MCP Memory Interface	T27_MLB	08/06/2009
15	16	MCP PCIe Interfaces	T27_MLB	11/05/2009
16	17	MCP Graphics	T27_MLB	11/05/2009
17	18	MCP SATA, USB & Ethernet	T27_MLB	11/23/2009
18	19	MCP HDA, LPC & MISC	T27_MLB	11/23/2009
19	20	MCP Power & Ground	T27_MLB	08/06/2009
20	23	MCP89 Memory Rail Gating	T27_MLB	11/23/2009
21	24	MCP89 GFX Core Rail Gating	T27_MLB	11/23/2009
22	25	MCP Standard Decoupling	T27_MLB	08/15/2009
23	26	MCP Graphics Support	T27_MLB	08/06/2009
24	28	SB Misc	T27_MLB	07/28/2009
25	29	DDR3 SO-DIMM Connector A	T27_MLB	07/28/2009
26	31	DDR3 SO-DIMM Connector B	T27_MLB	07/28/2009
27	32	DDR3 BYTE/BIT SWAPS-K6	K18_MLB	06/19/2009
28	33	FSB/DDR3 Vref Margining	T27_MLB	09/29/2009
29	34	RIGHT CLUTCH CONNECTOR	T27_MLB	07/28/2009
30	35	SecureDigital Card Reader	T27_MLB	09/30/2009
31	39	Ethernet PHY (Caesar II/IV)	T27_MLB	08/20/2009
32	40	Ethernet Connector	T27_MLB	07/28/2009
33	41	FireWire LLC/PHY (FW643E)	T27_MLB	07/20/2009
34	42	FireWire Port & PHY Power	T27_MLB	12/15/2009
35	43	FireWire Connector	T27_MLB	07/28/2009
36	45	SATA Connectors	T27_MLB	08/06/2009
37	46	External USB Connectors	T27_MLB	08/27/2009
38	48	Internal USB Support	T27_MLB	08/27/2009
39	49	SMC	T27_MLB	09/02/2009
40	50	SMC Support	T27_MLB	09/02/2009
41	51	LPC+SPI Debug Connector	T27_MLB	08/27/2009
42	52	K6 SMBUS CONNECTIONS	T27_MLB	08/21/2009
43	53	Voltage Sensing	T27_MLB	08/27/2009
44	54	Current Sensing	T27_MLB	09/30/2009
45	55	Thermal Sensors	T27_MLB	08/27/2009


Page	Contents	Sync	Date
46	Fan	K24_MLB	07/20/2009
47	WELLSPRING 1	T27_MLB	08/15/2009
48	WELLSPRING 2	T27_MLB	08/03/2009
49	Sudden Motion Sensor (SMS)	T27_MLB	07/20/2009
50	SPI ROM	T27_MLB	10/21/2009
51	AUDIO: CODEC/REGULATOR	AUDIO	08/31/2009
52	AUDIO: LINE INPUT FILTER	AUDIO	07/17/2009
53	AUDIO: HEADPHONE FILTER	AUDIO	07/17/2009
54	AUDIO: SPEAKER AMP	AUDIO	07/17/2009
55	AUDIO: JACK	AUDIO	08/25/2009
56	AUDIO: JACK TRANSLATORS	AUDIO	08/27/2009
57	DC-In & Battery Connectors	K24_MLB	07/20/2009
58	PBus Supply & Battery Charger	T27_MLB	07/29/2009
59	5V/3.3V SUPPLY	K24_MLB	07/20/2009
60	1.5V/1.35V LVDDR3 Supply	T27_MLB	08/06/2009
61	IMVP6 CPU VCore Regulator	K24_MLB	07/20/2009
62	MCP VCore Regulator	T27_MLB	08/18/2009
63	MCP VTT(1.05V) SUPPLY	K24_MLB	07/20/2009
64	Misc Power Supplies	T27_MLB	09/30/2009
65	Power Sequencing	T27_MLB	11/24/2009
66	Power FETs	T27_MLB	08/27/2009
67	LVDS CONNECTOR	K24_MLB	07/20/2009
68	DISPLAYPORT SUPPORT	K69_MLB	08/12/2009
69	DisplayPort Connector	K24_MLB	07/20/2009
70	LCD Backlight Driver	K69_MLB	08/27/2009
71	LCD Backlight Support	T27_MLB	07/28/2009
72	CPU/FSB Constraints	T27_MLB	08/03/2009
73	Memory Constraints	T27_MLB	08/03/2009
74	MCP Constraints 1	T27_MLB	08/03/2009
75	MCP Constraints 2	T27_MLB	08/27/2009
76	Ethernet Constraints	T27_MLB	11/23/2009
77	FireWire Constraints	T27_MLB	07/20/2009
78	SMC Constraints	T27_MLB	07/28/2009
79	K6/K69 Specific Constraints	T27_MLB	09/08/2009
80	K6/K69 PCB Rule Definitions	T27_MLB	08/06/2009


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8563	1	SCHEM,MLB_LDO,K6	SCH	CRITICAL	
820-2879	1	PCBF,MLB_LDO,K6	PCB	CRITICAL	


DRAWING LAST_MODIFIED=Thu Mar 18 17:53:39 2010
TITLE=MLB
ABBREV=DRAWING

DRAWING TITLE			
SCHEM, MLB LDO, K6			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE
	REVISION	D	
	A.13.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		1 OF 109	
SHEET		1 OF 80	



SYNC MASTER=K69 MLB		SYNC DATE=08/19/2009	
PAGE TITLE			
System Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	2 OF 109
		SHEET	2 OF 80

K6 POWER SYSTEM ARCHITECTURE



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1120	PCBA,MLB_LDO,BETTER,K6	K6_COMMON,CPU:2.4GHZ,MCP89M:A02,EEEE:DD24
639-1119	PCBA,MLB_LDO,BEST,K6	K6_COMMON,CPU:2.66GHZ,MCP89M:A02,EEEE:DD23
085-1634	K6 MLB_LDO DEVELOPMENT BOM	K6_DEVEL:PVT

BOM Groups

BOM GROUP	BOM OPTIONS
K6_COMMON	COMMON,ALTERNATE,K6_MISC,K6_DEBUG:PROD,KB_BL,K6_PROGPARTS,RDRV:NO,SPI:25MHZ,CPU_CAP:15
K6_MISC	DP_ESD,MIKEY,BCM5764M,GL137,ENET_ESD,VFRQ:SLPS3,LVDDR3:YES,MCPPLL_R:REG,SOPGOOD_BJT,BOOST_VOLT:LOW,HDA:1.5V
K6_PROGPARTS	BOOTROM:UNLOCKED,SMC:PROG,1R:PROG,WELLSPRING:PROG
K6_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,LPCPLUS,VREFMRGN:YES,EFI_DEBUG,SOPGOOD_ISL,RDRV:IN_DEVEL
K6_DEVEL:PVT	LPCPLUS,XDP_CONN
K6_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K6_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
K6_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO,LPCPLUS,MCPHVD:P2V5,LDO:FIXED,HTOL_SENSE:YES

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3769	1	PDC,SLGVT,FREQ,2.26,25W,1066,R0,3M,BGA,P7550	U1000	CRITICAL	CPU:2.26GHZ
337S3680	1	PDC,LGDE,FREQ,2.40,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.4GHZ
337S3756	1	PDC,SLGFQ,FREQ,2.53,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.53GHZ
337S3761	1	PDC,SLGLA,FREQ,2.66,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU:2.66GHZ
337S3797	1	IC,MCP89M-A01,31X31MM,BGA1168	U1400	CRITICAL	MCP89M:A01
337S3866	1	IC,MCP89M-A01,31X31MM,BGA1168	U1400	CRITICAL	MCP89M:A02
341S2731	1	IC,IMBIT,SPI FLASH,K17/18	U3990	CRITICAL	BCM5764M
343S0493	1	IC,ASIC,BCM5764M,ENET CONTROLLER, 8kB, 64QFN	U3900	CRITICAL	BCM5764M
338S0753	1	IC,FW643-E2,1394B PHY/ONCI LINK/PCI-E,12	U4100	CRITICAL	
353S2896	1	IC,LP8545,LED BKLT CTRLR,LLP24	U9701	CRITICAL	

Programmable Parts

338S0563	1	IC, SMC, HS8/2117, 9X9MM, TLP, HF	U4900	CRITICAL	SMC: BLANK
341T0240	1	SMC EXTERNAL, K6	U4900	CRITICAL	SMC: PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM: BLANK
341T0238	1	EFI UNLOCKED, K6/K69	U6100	CRITICAL	BOOTROM: UNLOCKED
341S2589	1	IC, EFI, LOCKED, K6	U6100	CRITICAL	BOOTROM: LOCKED
338S0633	1	IC, CYPRS, CY7C63803-LQXC, 4X4MM, USB, 24-QFN	U4800	CRITICAL	IR: BLANK
341S2384	1	IC, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL	IR: PROG
337S2983	1	IC, PSOC+ W/ USB, 56 PIN, MLF, CY8C24794	U5701	CRITICAL	WELLSPRING: BLANK
341S2616	1	IC, TP PSOC, K17, K18	U5701	CRITICAL	WELLSPRING: PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15280693	15280778		ALL	CYNTEC AS ALTERNATE
15280796	15280685		ALL	CYNTEC AS ALTERNATE
15780058	15780055		ALL	DELTA AS ALTERNATE
10480018	10480023		ALL	DALE/VISSAY AS ALTERNATE
12880093	12880218		ALL	KEMET AS ALTERNATE
15280874	15280516		ALL	NGLAYERS AS ALTERNATE
15280847	15280586		ALL	NGLAYERS AS ALTERNATE
15281025	15281024		ALL	TOKO AS ALTERNATE
33783769	33783704		ALL	INTEL P7550 CPU AS ALTERNATE
15281135	15280586		ALL	TOKO AS ALTERNATE
516-0213	516-0201		ALL	MOLEX AS ALTERNATE
51680790	51680706		ALL	MOLEX AS ALTERNATE
37680699	37680360		ALL	SSM615PF AS ALTERNATE

DEVELOPMENT BOM


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1634	1	K6 MLB_LDO DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DD23]	CRITICAL	EEEE:DD23
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DD24]	CRITICAL	EEEE:DD24


K6 BOARD STACK-UP


Top		SIGNAL
2		GROUND
3		SIGNAL(High Speed)
4		SIGNAL(High Speed)
5		GROUND
6		POWER
7		POWER
8		GROUND
9		SIGNAL(High Speed)
10		SIGNAL(High Speed)
11		GROUND
BOTTOM		SIGNAL


SYNC MASTER-K24 MLB			
PAGE TITLE			
BOM Configuration			
	Drawing Number		Sheet
	051-8563		D
	Revision		
	A.13.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		4 OF 109	
SHEET		4 OF 80	


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


8	7	6	5	4	3	2	1
Functional Test Points							








PAGE TITLE			
SIGNAL ALIAS			
 Apple Inc.	DRAWING NUMBER	051-8563	SIZE D
	REVISION	A.13.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	9 OF 109		
SHEET	8 OF 80		















Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=T27 MLB

SYNC DATE=08/06/2009

MCP Memory Interface



Apple Inc.


051-8563

A.13.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

15 OF 109


14 OF 80



PE0 ports are Gen2-capable. 4 RCs: 4x, x2, x1, x1
PE1 ports are Gen1-only. 2 RCs: x1, x1

If PE0[3:0] are not used,
+VIO_PE_AVDD0 and +VIO_PE_DVDD0 can be GND

If PE0[4:5] and PE1[0:1] are not used,
+VIO_PE_AVDD1 and +VIO_PE_DVDD1 can be GND



Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=T27 MLB

SYNC DATE=11/23/2009

MCP SATA, USB & Ethernet

Apple Inc.

051-8563

A.13.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


III NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


18 OF 109

17 OF 80




HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal.

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 Mhz use FAST_READ command. Straps not provided on this page.

NOTE: MCP89 A01 has strong (~10K) pull-downs on these pins.

MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.

SYNC MASTER=T27_MLB

SYNC DATE=11/23/2009

MCP HDA, LPC & MISC

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-8563


REVISION
A.13.0

BRANCH

PAGE
19 OF 109


SHEET
18 OF 80







DIMM CKE Clamps


CKE must be held low to keep memory in self-refresh. Clamps enable before MCP89 MEMVDD rail switched off. Clamps release after MCP89 MEMVDD is up and CKEs are driven by MCP89. Clamps also discharge VTT rail via termination resistor on each CKE signal on DIMM. Q2355/Q2356 chosen for low output capacitance.




NO STUBS on CKE signals!


SYNC MASTER=T27 MLB		SYNC DATE=11/23/2009	
PAGE TITLE			
MCP89 Memory Rail Gating			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	23 OF 109
		SHEET	20 OF 80








Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=T27 MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
MCP Graphics Support		DRAWING NUMBER	
 Apple Inc.		051-8563	
		D	
		REVISION	
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		26 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		23 OF 80	
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_A
- =PPDDRVTT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

DDR3 Plane Stitching Caps (Space evenly across plane split)



SYNC MASTER=T27 MLB		SYNC DATE=07/28/2009	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		SIZE	
051-8563		D	
REVISION		BRANCH	
A.13.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
29 OF 109		25 OF 80	

Page Notes

Power aliases required by this page:


- =PPLVDDR_S3_MEM_B
- =PPDDRVTT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:
(NONE)

DDR3 Plane Stitching Caps (Space evenly across plane split)



[illegible]

D

C

B


A

D

C

B

A



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3321,R3323	CRITICAL	VREFMRGN:NO
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3331,R3333	CRITICAL	VREFMRGN:NO

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	7
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=T27 MLB

SYNC DATE=09/29/2009

FSB/DDR3 Vref Margining

Apple Inc.

051-8563


REVISION A.13.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

33 OF 109

28 OF 80




5V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

SYNC MASTER=T27 MLB

SYNC DATE=07/28/2009

RIGHT CLUTCH CONNECTOR

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8563

REVISION
A.13.0


BRANCH

PAGE
34 OF 109


SHEET
29 OF 80


SIZE
D

Power aliases required by this page:	
(NONE)	
<hr/>	
Signal aliases required by this page:	
(NONE)	
<hr/>	
BOM options provided by this page:	
(NONE)	



```
D4000.1: PLACE_NEAR=T4000.6:4 mm
D4000.5: PLACE_NEAR=T4000.1:4 mm
D4001.1: PLACE_NEAR=T4001.6:4 mm
D4001.5: PLACE_NEAR=T4001.1:4 mm
```

SYNC MASTER=T27 MLR		SYNC DATE=07/28/2006	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER 051-8563	SIZE D
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE 40 OF 109	
		SHEET 32 OF 80	






D

C

B

A

TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.



Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PPVP_FW_PHY_CPS_FET (From Port)
- =PPVP_FW_PHY_CPS (To PHY)
- =PP3V3_FW_FWPHY
- =PP3V3_S0_FWLATEVG

Signal aliases required by this page:

- =FW_PHY_DS0
- =FW_PHY_DS1
- =FW_PHY_DS2

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:

(NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
(All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
- Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY




"Snapback" & "Late VG" Protection




Cable Power

Note: Trace PPVP_FW_PORT1 must handle up to 5A



PORT 1
BILINGUAL

CRITICAL
J4310
1394B-M97
F-RT-TH



CANNOT SYNC THIS PAGE FROM T27, TPA AND TPB FOR U4350 IS SWAPPED

FireWire Connector

Apple Inc.

DRAWING NUMBER
051-8563

REVISION
A.13.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
43 OF 109

SHEET
35 OF 80


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

A



8	
---	--

4	3
---	---




3	2	1
---	---	---


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8511

BOMOPTIONS:

- RDRV:8511 stuffs PS8511A & associated parts (STRAPS TBD!!!)
- RDRV:8515 stuffs PS8515A & associated parts
- RDRV:NO stuffs bypass path (neither IC or associated parts stuffed)




4	
---	--




U4510 ADD NO STUFF IN PRODUCTION!!!!


J5401 PINOUTS ARE DIFFERENT FOR K6, DO NOT SYNC THIS PAGE FROM T27 DIRECTLY

SYNC MASTER-T27 MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
SATA Connectors			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	45 OF 109
		SHEET	36 OF 80


Port Power Switch




USB/SMC Debug Mux




Left USB Port A




Left USB Port B






A




```
H8S2117-R:
(SMC_PECI)
(SMC_PECI_VREF)
(SMC_PECI_VSTP)
```




SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit




System (Sleep) LED Circuit




SMC FSB to 3.3V Level Shifting




SMC Pull-ups




SMC Pull-downs




SMC Aliases
















Unused Pins



SYNC MASTER=T27 MLB		SYNC DATE=09/02/2009	
PAGE TITLE			
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8563	D
		REVISION	
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		50 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 80	
IV ALL RIGHTS RESERVED			







D

C

B

A


D

C


B


A


CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor




SYNC MASTER=T27 MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	55 OF 109
		SHEET	45 OF 80



SYNC MASTER-K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
Fan			
	Apple Inc.		DRAWING NUMBER 051-8563
			SIZE D
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
		PAGE 56 OF 109	
		SHEET 46 OF 80	

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

[illegible]

IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
		80UA		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

48 47 =PP3V3 S3 TPAD
47 7 =PP3V42 G3H TPAD

47 6 WS_KBD1
47 6 WS_KBD2
47 6 WS_KBD3
47 6 WS_KBD4
47 6 WS_KBD5
47 6 WS_KBD6
47 6 WS_KBD7
47 6 WS_KBD8
47 6 WS_KBD9
47 6 WS_KBD10
47 6 WS_KBD11
47 6 WS_KBD12
47 6 WS_KBD13
47 6 WS_KBD14
47 6 WS_KBD15_CAP
47 6 WS_KBD16_NUM
47 6 WS_KBD17
47 6 WS_KBD18
47 6 WS_KBD19
47 6 WS_KBD20
47 6 WS_KBD21
47 6 WS_KBD22
47 6 WS_KBD23
47 6 WS_KBD_ONOFF_L
47 6 WS_LEFT_SHIFT_KBD
47 6 WS_LEFT_OPTION_KBD
47 6 WS_CONTROL_KBD

R5714 470
1 2
1%
1/16W
MF-LP
402

R5715 10K
1 2
1%
1/16W
MF-LP
402

R5710 1K
1 2
5%
1/16W
MF-LP
402


C5710 0.1UF
20%
10V
CERM
402


PLACEMENT_NOTE=REAR J5713

40 39 0V SMC_ONOFF_L



F-RT-SM
FF14-30A-R11B-B-3H
J5713
CRITICAL
518S0637


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSOC power to isolate when PSOC is not powered.





SYNC MASTER=T27 MLB		SYNC DATE=08/15/2009	
PAGE TITLE			
WELLSPRING		1	
	Apple Inc.		DRAWING NUMBER 051-8563
			SIZE D
			REVISION A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT I II NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		PAGE 57 OF 109	
		SHEET 47 OF 80	


```
BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED
```




SYNCH MASTER=T27 MLB		SYNCH DATE=08/03/2009	
PAGE TITLE			
WELLSPRING 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8563	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.13.0	
BRANCH		PAGE	
		58 OF 109	
SHEET			
		48 OF 80	




SYNC MASTER=AUDIO		SYNC DATE=07/17/2009	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8563		D
	REVISION		
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 80	
IV ALL RIGHTS RESERVED			



AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX




MIC CONNECTOR
APN: 518S0520




SPEAKER CONNECTOR


APN: 518S0519




APN: 353S2803



SYNC MASTER=AUDIO		SYNC DATE=08/25/2009	
PAGE TITLE		AUDIO: JACK	
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	55 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







5V_S3/3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$




NOTE: DONT SYNC THIS PAGE FROM T27

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
5V/3.3V SUPPLY			
	Apple Inc.	DRAWING NUMBER	051-8563
		SIZE	D
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	72 OF 109
		SHEET	59 OF 80

D
C
B
A

D
C
B
A



Use LVDDR3 for 1.5V/1.35V support or LVDDR3_NOT for fixed 1.5V operation.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES,15K,1%,1/16W,MF-LF,0402	R7321		LVDDR3:NO

NOTE: DONT SYNC THIS PAGE FROM T27. C7330 AND C7331 IS CHANGED TO OSCON CAPS

SYNC MASTER=T27 MLB

SYNC DATE=08/06/2009

1.5V/1.35V LVDDR3 Supply

 Apple Inc.

DRAWING NUMBER
051-8563

REVISION
A.13.0

BRANCH

PAGE
73 OF 109

SHEET
60 OF 80

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B


A

D

C

B

A



IMVP6 CPU VCore Regulator

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.20 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.20 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.20 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.20 MM
IMVP6_RTN	0.25 MM	0.20 MM
IMVP6_VSEN	0.25 MM	0.20 MM

K6 NOTES : Q7400-Q7403 CHANGED BACK TO K24 FETS DUE TO LAYOUT
K6 NOTES : BOM OPTION ADDED TO NTC

SYNC MASTER=F24 MLB

SYNC DATE=07/20/2005

IMVP6 CPU VCore Regulator

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8563

REVISION
A.13.0

PAGE
74 OF 109

SHEET
61 OF 80

D

C

B


A

D

C

B

A



K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27

SYNC MASTER=T27 MLB

SYNC DATE=08/18/2009

MCP VCore Regulator

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8563

REVISION

A.13.0

BRANCH


PAGE

75 OF 109


SHEET

62 OF 80


CPUVTT POWER SUPPLY



K6 NOTES : Q7620 CHANGED BACK TO K24 FETS DUE TO LAYOUT


SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
CPU VTT(1.05V) SUPPLY			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	76 OF 109
		SHEET	63 OF 80

1.2V ENET Switcher




BCM57765 Internal Switcher Support


(This may be required to use BCM57765)



1.05V S0 MCP PLL LDO




1.5V S0 Regulator




BOMOPTIONS:
MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.


MCP 0.9V S5 (AUXC) Switcher



1.8V S0 Switcher



K6 NOTES : C7710 AND C7750 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=T27 MLB		SYNC DATE=09/30/2009	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	64 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5


4

3

2

1

S5 Rail Enables & PGOOD




Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




S3 Rail Enables



ENET Rail Enables



S0 Rail Enables




VTT Rail Enable


VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

=DDRVTT_EN


ISL6259 Frequency Select



S0 Rail PGOOD Circuitry



S0 Rail PGOOD (BJT Version)



SYNC MASTER=T27 MLB		SYNC DATE=11/24/2009	
PAGE TITLE		Power Sequencing	
Apple Inc.		DRAWING NUMBER	051-8563
		REVISION	A.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	65 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6


5

4

3

2

1



3.3V S3 FET

CRITICAL
Q7910
FDC638P_G
SM

Part	Q7910
Type	MOSFET
Rds(on)	FDC638P
ID(max)	P-Channel
Loading	65 mOhm @2.5V
	2.0 A @85C
	0.606 A (EDP)

3.3V ENET Switch

U7980
TPS22924
CSF

Part	U7980
Type	TPS22924C
R(on)	Load Switch
I(max)	18 mOhm Typ
Loading	50 mOhm Max
	2 A
	0.4 A (EDP)

3.3V S0 FET

CRITICAL
Q7930
FDC606P_G
SOT-6

Part	Q7930
Type	MOSFET
Rds(on)	FDC606P
ID(max)	P-Channel
Loading	35 mOhm @2.5V
	2.7 A @85C
	1.895 A (EDP)

0.9V ENET FET


CRITICAL
Q7990
SI2312BDS
SOT23

Part	Q7990
Type	MOSFET
Rds(on)	SI2312BDS
ID(max)	N-Channel
Loading	37 mOhm @2.5V
	3.25 A @85C
	0.140 A (EDP)

5V S0 FET

CRITICAL
Q7940
TPCP8102
23V1K-SM

Part	Q7940
Type	MOSFET
Rds(on)	TPCP8102
ID(max)	P-Channel
Loading	14 mOhm @4.5V
	1.675 A (EDP)





LCD CONNECTOR
LVDS CONNECTOR:518S0650

FOUR GROUNDING VIAS SHOULD BE DISTRIBUTED
ALONG THE GROUND SHAPE THAT BOUND THE CONNECTOR BODY


CRITICAL
J9000
20474-030E-11
F-RT-SM

LVDS I/F
LED BKLT I/F

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2009	
PAGE TITLE			
LVDS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	90 OF 109
		SHEET	67 OF 80



Port Power Switch



D

C

B


A

D

C

B


A




FOR LP8543:
STUFF R9741
NO STUFF R9740, C9740, C9741, R9754

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
371S0580	1	SCHOTTKY BARRIER DIODE RB160M-40	D9701		BOOST_VOL:LOW
138S0673	2	CAP, 50V, 1210, X5R, 10UF+/-10%	C9797,C9799	CRITICAL	

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K69 MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-8563
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.13.0
		BRANCH	
		PAGE	97 OF 109
		SHEET	70 OF 80



D

B


A

D

C

B

A

SYNC MASTER=T27 MLB		SYNC DATE=08/03/2009	
PAGE TITLE			
CPU/FSB Constraints			
 Apple Inc.		DRAWING NUMBER 051-8563	
		SIZE D	
		REVISION A.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 100 OF 109			
SHEET 72 OF 80			

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MIL	?

NV DG says 3x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 2x inner, 4x outer

NV DG says 4x inner, 5x outer

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER

Need to support MEM_*-style wildcards!

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

B

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_A_CLK_P<5..0>	14 25
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_A_CLK_N<5..0>	14 25
MEM_A_CKE	MEM_40S	MEM_CTRL	MEM_A_CKE<3..0>	14 20 25
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM_A_CS_L<3..0>	14 25
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM_A_ODT<3..0>	14 25
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	14 25
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	14 25
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	14 25
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	14 25
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	14 25
MEM_A_DO_BYTE0	MEM_40S	MEM_DATA	MEM_A_DQ<7..0>	14 27
MEM_A_DO_BYTE1	MEM_40S	MEM_DATA	MEM_A_DQ<15..8>	14 27
MEM_A_DO_BYTE2	MEM_40S	MEM_DATA	MEM_A_DQ<23..16>	14 27
MEM_A_DO_BYTE3	MEM_40S	MEM_DATA	MEM_A_DQ<31..24>	14 27
MEM_A_DO_BYTE4	MEM_40S	MEM_DATA	MEM_A_DQ<39..32>	14 27
MEM_A_DO_BYTE5	MEM_40S	MEM_DATA	MEM_A_DQ<47..40>	14 27
MEM_A_DO_BYTE6	MEM_40S	MEM_DATA	MEM_A_DQ<55..48>	14 27
MEM_A_DO_BYTE7	MEM_40S	MEM_DATA	MEM_A_DQ<63..56>	14 27
MEM_A_DO_BYTE0	MEM_40S	MEM_DATA	MEM_A_DM<0>	14 27
MEM_A_DO_BYTE1	MEM_40S	MEM_DATA	MEM_A_DM<1>	14 27
MEM_A_DO_BYTE2	MEM_40S	MEM_DATA	MEM_A_DM<2>	14 27
MEM_A_DO_BYTE3	MEM_40S	MEM_DATA	MEM_A_DM<3>	14 27
MEM_A_DO_BYTE4	MEM_40S	MEM_DATA	MEM_A_DM<4>	14 27
MEM_A_DO_BYTE5	MEM_40S	MEM_DATA	MEM_A_DM<5>	14 27
MEM_A_DO_BYTE6	MEM_40S	MEM_DATA	MEM_A_DM<6>	14 27
MEM_A_DO_BYTE7	MEM_40S	MEM_DATA	MEM_A_DM<7>	14 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A_DQS_P<0>	14 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM_A_DQS_N<0>	14 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A_DQS_P<1>	14 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM_A_DQS_N<1>	14 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A_DQS_P<2>	14 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM_A_DQS_N<2>	14 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A_DQS_P<3>	14 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM_A_DQS_N<3>	14 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A_DQS_P<4>	14 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM_A_DQS_N<4>	14 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A_DQS_P<5>	14 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM_A_DQS_N<5>	14 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A_DQS_P<6>	14 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM_A_DQS_N<6>	14 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A_DQS_P<7>	14 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM_A_DQS_N<7>	14 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_B_CLK_P<5..0>	14 26
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_B_CLK_N<5..0>	14 26
MEM_B_CKE	MEM_40S	MEM_CTRL	MEM_B_CKE<3..0>	14 20 26
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM_B_CS_L<3..0>	14 26
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM_B_ODT<3..0>	14 26
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	14 26
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	14 26
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	14 26
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	14 26
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	14 26
MEM_B_DO_BYTE0	MEM_40S	MEM_DATA	MEM_B_DQ<7..0>	14 27
MEM_B_DO_BYTE1	MEM_40S	MEM_DATA	MEM_B_DQ<15..8>	14 27
MEM_B_DO_BYTE2	MEM_40S	MEM_DATA	MEM_B_DQ<23..16>	14 27
MEM_B_DO_BYTE3	MEM_40S	MEM_DATA	MEM_B_DQ<31..24>	14 27
MEM_B_DO_BYTE4	MEM_40S	MEM_DATA	MEM_B_DQ<39..32>	14 27
MEM_B_DO_BYTE5	MEM_40S	MEM_DATA	MEM_B_DQ<47..40>	14 27
MEM_B_DO_BYTE6	MEM_40S	MEM_DATA	MEM_B_DQ<55..48>	14 27
MEM_B_DO_BYTE7	MEM_40S	MEM_DATA	MEM_B_DQ<63..56>	14 27
MEM_B_DO_BYTE0	MEM_40S	MEM_DATA	MEM_B_DM<0>	14 27
MEM_B_DO_BYTE1	MEM_40S	MEM_DATA	MEM_B_DM<1>	14 27
MEM_B_DO_BYTE2	MEM_40S	MEM_DATA	MEM_B_DM<2>	14 27
MEM_B_DO_BYTE3	MEM_40S	MEM_DATA	MEM_B_DM<3>	14 27
MEM_B_DO_BYTE4	MEM_40S	MEM_DATA	MEM_B_DM<4>	14 27
MEM_B_DO_BYTE5	MEM_40S	MEM_DATA	MEM_B_DM<5>	14 27
MEM_B_DO_BYTE6	MEM_40S	MEM_DATA	MEM_B_DM<6>	14 27
MEM_B_DO_BYTE7	MEM_40S	MEM_DATA	MEM_B_DM<7>	14 27
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B_DQS_P<0>	14 27
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM_B_DQS_N<0>	14 27
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B_DQS_P<1>	14 27
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM_B_DQS_N<1>	14 27
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B_DQS_P<2>	14 27
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM_B_DQS_N<2>	14 27
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B_DQS_P<3>	14 27
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM_B_DQS_N<3>	14 27
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B_DQS_P<4>	14 27
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM_B_DQS_N<4>	14 27
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B_DQS_P<5>	14 27
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM_B_DQS_N<5>	14 27
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B_DQS_P<6>	14 27
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM_B_DQS_N<6>	14 27
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B_DQS_P<7>	14 27
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM_B_DQS_N<7>	14 27
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_VDD	14
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP_GND	14

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

8

7

6

5

4

3

2

1

Memory Constraints

Apple Inc.

051-8563

A.13.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

101 OF 109

73 OF 80

SYNC MASTER=T27 MLB

SYNC DATE=08/03/2009

A

B

C

D

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4x_DIELECTRIC	?
MCP_DAC_COMP	*	=2x_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP89 Interface DG (DG-04625-001 v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP98 Interface DG (DG-04625-001 v0.9), Section 2.4.2

SATA Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERMPP	*	8 MIL	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001 v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0>
	PCIE_90D	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
	PCIE_90D	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
	PCIE_90D	PCIE	PEG D2R N<15..0>
	PCIE_90D	PCIE	PEG D2R C P<15..0>
	PCIE_90D	PCIE	PEG D2R C N<15..0>
	PCIE_90D	PCIE	PCIE AP R2D P
	PCIE_90D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
	PCIE_90D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
	PCIE_90D	PCIE	PCIE AP D2R N
	PCIE_90D	PCIE	PCIE ENET R2D P
	PCIE_90D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
	PCIE_90D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
	PCIE_90D	PCIE	PCIE ENET D2R N
	PCIE_90D	PCIE	PCIE ENET D2R C P
	PCIE_90D	PCIE	PCIE ENET D2R C N
	PCIE_90D	PCIE	PCIE FW R2D P
	PCIE_90D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
	PCIE_90D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
	PCIE_90D	PCIE	PCIE FW D2R N
	PCIE_90D	PCIE	PCIE FW D2R C P
	PCIE_90D	PCIE	PCIE FW D2R C N
MCP_PEO_REECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
MCP_PE1_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
MCP_PE2_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
MCP_PE3_REECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX0 TERMP
CRT_RED	CRT_50S	CRT	CRT IG R C PR
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP TV DAC RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP TV DAC VREF
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC P
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC N
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD P<5..0>
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD N<5..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP TMDS0 RSET
MCP_TMDS0_VPROBE			MCP TMDS0 VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB RSET
MCP_IFPAB_VPROBE			MCP IFPAB VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
	SATA_90D	SATA	SATA HDD R2D C N
	SATA_90D	SATA	SATA HDD R2D P
	SATA_90D	SATA	SATA HDD R2D N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
	SATA_90D	SATA	SATA HDD D2R N
	SATA_90D	SATA	SATA HDD D2R C P
	SATA_90D	SATA	SATA HDD D2R C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
	SATA_90D	SATA	SATA ODD R2D C N
	SATA_90D	SATA	SATA ODD R2D P
	SATA_90D	SATA	SATA ODD R2D N

SYMC MASTER=T27 MLB		SYMC DATE=08/03/2009	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8563	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
			A.13.0
		BRANCH	
		PAGE	102 OF 109
		SHEET	74 OF 80

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	= 1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_55S	LPC	LPC AD<3..0>
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME_L
	LPC_RESET_L	LPC_55S	LPC	LPC RESET_L
	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M_SMC_R
		CLK_LPC_55S	CLK_LPC	LPC CLK33M_SMC
		CLK_LPC_55S	CLK_LPC	LPC CLK33M_LPCPLUS
	USB_EXTN	USB_90D	USB	USB_EXTN_P
		USB_90D	USB	USB_EXTN_N
		USB_90D	USB	USB_EXTN_MUXED_P
		USB_90D	USB	USB_EXTN_MUXED_N
	USB_MINI	USB_90D	USB	USB_MINI_P
		USB_90D	USB	USB_MINI_N
	USB_EXTD	USB_90D	USB	USB_EXTD_P
		USB_90D	USB	USB_EXTD_N
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P
		USB_90D	USB	USB_CAMERA_N
	USB_BT	USB_90D	USB	USB_BT_P
		USB_90D	USB	USB_BT_N
	USB_TPAD	USB_90D	USB	USB_TPAD_P
		USB_90D	USB	USB_TPAD_N
	USB_IR	USB_90D	USB	USB_IR_P
		USB_90D	USB	USB_IR_N
	USB_EXTR	USB_90D	USB	USB_EXTR_P
		USB_90D	USB	USB_EXTR_N
	USB_T57	USB_90D	USB	USB_T57_P
		USB_90D	USB	USB_T57_N
	USB_EXTC	USB_90D	USB	USB_EXTC_P
		USB_90D	USB	USB_EXTC_N
	USB_SDCARD	USB_90D	USB	USB_SDCARD_P
		USB_90D	USB	USB_SDCARD_N
	USB_WM	USB_90D	USB	USB_WM_P
		USB_90D	USB	USB_WM_N
	MCP_USB_RBIA5	MCP_USB_RBIA5		MCP_USB_RBIA5_GND
	SMBUS_MCP_0_CLK	SMR_55S	SMR	SMBUS_MCP_0_CLK
	SMBUS_MCP_0_DATA	SMR_55S	SMR	SMBUS_MCP_0_DATA
	(SMBUS_SMC_MGMT_SCL)	SMR_55S	SMR	SMBUS_MCP_1_CLK
	(SMBUS_SMC_MGMT_SDA)	SMR_55S	SMR	SMBUS_MCP_1_DATA
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
		HDA_55S	HDA	HDA_BIT_CLK_R
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC
		HDA_55S	HDA	HDA_SYNC_R
	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L
		HDA_55S	HDA	HDA_RST_L
	HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0
		HDA_55S	HDA	HDA_SDIN_CODECC
	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
		HDA_55S	HDA	HDA_SDOUT_R
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R
		CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
	SPI_CLK	SPT_55S	SPT	SPI_CLK_R
		SPT_55S	SPT	SPI_CLK
	SPI_MOSI	SPT_55S	SPT	SPI_MOSI_R
		SPT_55S	SPT	SPI_MOSI
	SPI_MISO	SPT_55S	SPT	SPI_MISO
	SPI_CS0	SPT_55S	SPT	SPI_CS0_R_L
		SPT_55S	SPT	SPI_CS0_L
		SPT_55S	SPT	SPI_MLB_CLK
		SPT_55S	SPT	SPI_MLB_MOSI
		SPT_55S	SPT	SPI_MLB_MISO
		SPT_55S	SPT	SPI_MLB_CS_L
		SPT_55S	SPT	SPI_ALT_CLK
		SPT_55S	SPT	SPI_ALT_MOSI
		SPT_55S	SPT	SPI_ALT_MISO
		SPT_55S	SPT	SPI_ALT_CS_L

SYNC MASTER=T27 MLB		SYNC DATE=08/27/2009	
PAGE TITLE			
MCP Constraints 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8563		D
	REVISION		
		A.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	103 OF 109
		SHEET	75 OF 80

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?




















SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

SD Card Interface Constraints



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?













RGMII Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	17
	MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	17
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	
	ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	8 17
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	
	ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	
		ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	8 17
		ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<0>	8 17
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	8 17
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	8 17
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	
		ENET_MII_55S	ENET_MII	ENET_RESET_L	24 31

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
 	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	31 32
	ENET_MDI_100I	ENET_MDI	ENET_MDI_N<3..0>	31 32

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SD_DATA	SD_55S	SD_INTERFACE	SD D<4..0>	30
		SD_55S	SD_INTERFACE	SDCONN DATA<4..0>	30 31
		SD_55S	SD_INTERFACE	BCM57765_CR_DATA<4>	30 31
	SD_DATA_R	SD_55S	SD_INTERFACE	SD D<7..5>	30
		SD_55S	SD_INTERFACE	SDCONN DATA<7..5>	30 31
		SD_55S	SD_INTERFACE	BCM57765_CR_DATA<7..5>	30 31
	SD_CLK	SD_55S	SD_INTERFACE	SD_CLK	30
		SD_55S	SD_INTERFACE	SD_CLK_R	30
		SD_55S	SD_INTERFACE	SDCONN_CLK	30 31
	SD_CMD	SD_55S	SD_INTERFACE	SD_CMD	30
		SD_55S	SD_INTERFACE	SDCONN_CMD	30 31
		SD_55S	SD_INTERFACE	BCM57765_CR_CMD	30 31

NOTE: SD_D<7..5> are different to support BCM5764M/BCM57765 co-layout.

D

C

B


A

D

C

B

A



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SEQUENCE
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SEQUENCE
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SEQUENCE
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
(PCIE_AP)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M_AP_CONN_P	6
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M_AP_CONN_N	6
(USB_EXT_A)	USB_90D	USB	USB_EXT_A_MUXED_P	37
(USB_EXT_A)	USB_90D	USB	USB_EXT_A_MUXED_N	37
(USB_EXT_A)	USB_90D	USB	USB LT1_P	37
(USB_EXT_A)	USB_90D	USB	USB LT1_N	37
(USB_TPAD)	USB_90D	USB	USB_TPAD_R_P	47
(USB_TPAD)	USB_90D	USB	USB_TPAD_R_N	47
(USB_CAMERA)	USB_90D	USB	USB_CAMERA_CONN_P	6
(USB_CAMERA)	USB_90D	USB	USB_CAMERA_CONN_N	6
	USB_90D	USB	USB_BT_CONN_P	6
	USB_90D	USB	USB_BT_CONN_N	6
	USB_90D	USB	USB LT2_P	37
	USB_90D	USB	USB LT2_N	37
	ENET_MDI_100D	ENETCONN	ENETCONN_P<3..0>	32
	ENET_MDI_100D	ENETCONN	ENETCONN_N<3..0>	32
	SATA_90D	SATA	SATA_ODD_R2D_UF_P	36
	SATA_90D	SATA	SATA_ODD_R2D_UF_N	36
	SATA_90D	SATA	SATA_ODD_D2R_UF_P	6
	SATA_90D	SATA	SATA_ODD_D2R_UF_N	6
	SATA_90D	SATA	SATA_HDD_D2R_UF_P	36
	SATA_90D	SATA	SATA_HDD_D2R_UF_N	36
	SATA_90D	SATA	SATA_HDD_R2D_UF_P	36
	SATA_90D	SATA	SATA_HDD_R2D_UF_N	36
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_P	36
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_N	36
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_P	36
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_N	36
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_P	36
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_N	36
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_P	36
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_N	36
	SATA_90D	SATA	SATA_HDD_D2R_NORDRV_P	36
	SATA_90D	SATA	SATA_HDD_D2R_NORDRV_N	36
	SATA_90D	SATA	SATA_HDD_R2D_NORDRV_P	36
	SATA_90D	SATA	SATA_HDD_R2D_NORDRV_N	36






Graphics Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	LVDS_100D	LVDS	LVDS_CONN A CLK P
	LVDS_100D	LVDS	LVDS_CONN A CLK N
	LVDS_100D	LVDS	LVDS_CONN A CLK F P
	LVDS_100D	LVDS	LVDS_CONN A CLK F N
	LVDS_100D	LVDS	LVDS_CONN A DATA P<2..0>
	LVDS_100D	LVDS	LVDS_CONN A DATA N<2..0>
	LVDS_100D	LVDS	LVDS_CONN B CLK P
	LVDS_100D	LVDS	LVDS_CONN B CLK N
	LVDS_100D	LVDS	LVDS_CONN B CLK F P
	LVDS_100D	LVDS	LVDS_CONN B CLK F N
	LVDS_100D	LVDS	LVDS_CONN B DATA P<2..0>
	LVDS_100D	LVDS	LVDS_CONN B DATA N<2..0>
(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP_EXT_ML_P<3..0>
	DP_90D	DISPLAYPORT	DP_EXT_ML_N<3..0>
	DP_90D	DISPLAYPORT	DP_EXT_ML_C_P<3..0>
	DP_90D	DISPLAYPORT	DP_EXT_ML_C_N<3..0>
	DP_90D	DISPLAYPORT	DP_EXT_ML_F_P<3..0>
	DP_90D	DISPLAYPORT	DP_EXT_ML_F_N<3..0>
(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP_EXT_AUX_CH_C_P
	DP_90D	DISPLAYPORT	DP_EXT_AUX_CH_C_N
	DP_90D	DISPLAYPORT	DP_AUX_CH_SW_P
	DP_90D	DISPLAYPORT	DP_AUX_CH_SW_N

Power Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE			
		PHYSICAL	SPACING		
	CPUTHMSNS_D2	THERM_1701_558	THERM	CPUTHMSNS_D2_P	45
		THERM_1701_558	THERM	CPUTHMSNS_D2_N	45
	CPU_THERMD	THERM_1701_558	THERM	CPU_THERMD_P	9
		THERM_1701_558	THERM	CPU_THERMD_N	9
	MCPTHMSNS_D2	THERM_1701_558	THERM	MCPTHMSNS_D2_P	18
		THERM_1701_558	THERM	MCPTHMSNS_D2_N	18
	MCP_THMDIODE	THERM_1701_558	THERM	MCP_THMDIODE_P	18
		THERM_1701_558	THERM	MCP_THMDIODE_N	18
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	ISNS_1V5_S3_P	
		SENSE_1701_558	SENSE	ISNS_1V5_S3_N	
		SENSE_1701_558	SENSE	ISNS_1V5_S3_R_P	
		SENSE_1701_558	SENSE	ISNS_1V5_S3_R_N	
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	ISNS_AIRPORT_P	
		SENSE_1701_558	SENSE	ISNS_AIRPORT_N	
		SENSE_1701_558	SENSE	ISNS_AIRPORT_R_P	
		SENSE_1701_558	SENSE	ISNS_AIRPORT_R_N	
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	ISNS_HDD_P	
		SENSE_1701_558	SENSE	ISNS_HDD_N	
		SENSE_1701_558	SENSE	ISNS_HDD_R_P	
		SENSE_1701_558	SENSE	ISNS_HDD_R_N	
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	ISNS_LCDBKLT_P	
		SENSE_1701_558	SENSE	ISNS_LCDBKLT_N	
		SENSE_1701_558	SENSE	ISNS_LCDBKLT_R_P	
		SENSE_1701_558	SENSE	ISNS_LCDBKLT_R_N	
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	ISNS_ODD_P	
		SENSE_1701_558	SENSE	ISNS_ODD_N	
		SENSE_1701_558	SENSE	ISNS_ODD_R_P	
		SENSE_1701_558	SENSE	ISNS_ODD_R_N	
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	ISNS_CPUVTT_P	44
		SENSE_1701_558	SENSE	ISNS_CPUVTT_N	44
	SENSE_DIFFPAIR	SENSE_1701_558	SENSE	MCPCORES0_VSEN_P	21
		SENSE_1701_558	SENSE	MCPCORES0_VSEN_N	21
			MEM_POWER	PP1V5R1V35_S3	6
			SB_POWER	PP3V3_S5	6
			SB_POWER	PP3V3_S0	6
			SB_POWER	PP1V5_S0	6
			GND	GND	

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
		DIFFPAIR	AUDIO	AUD_SPKRAMP_LIN_P
		DIFFPAIR	AUDIO	AUD_SPKRAMP_LIN_N
		DIFFPAIR	AUDIO	AUD_SPKRAMP_SUBIN_P
		DIFFPAIR	AUDIO	AUD_SPKRAMP_SUBIN_N
		DIFFPAIR	AUDIO	AUD_SPKRAMP_RIN_P
		DIFFPAIR	AUDIO	AUD_SPKRAMP_RIN_N
		DIFFPAIR	AUDIO	SSM2315L_P
		DIFFPAIR	AUDIO	SSM2315L_N
		DIFFPAIR	AUDIO	SSM2315S_P
		DIFFPAIR	AUDIO	SSM2315S_N
		DIFFPAIR	AUDIO	SSM2315R_P
		DIFFPAIR	AUDIO	SSM2315R_N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN_L_OUT_P
		DIFFPAIR	AUDIO	SPKRCONN_L_OUT_N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN_S_OUT_P
		DIFFPAIR	AUDIO	SPKRCONN_S_OUT_N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN_R_OUT_P
		DIFFPAIR	AUDIO	SPKRCONN_R_OUT_N
		DIFFPAIR	AUDIO	BI_MIC_P
		DIFFPAIR	AUDIO	BI_MIC_N
		DIFFPAIR	AUDIO	HS_MIC_P
		DIFFPAIR	AUDIO	HS_MIC_N

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAS_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

K6/K69 Board-Specific Physical & Spacing Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO _TYPE, BGA	MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	0.080 MM	12.7 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.109 MM	=STANDARD	0.224 MM	0.090 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	1SL3, 1SL4, 1SL9, 1SL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1_5X_DIELECTRIC	TOP, BOTTOM	0.105 MM	?
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
1.5X_DIELECTRIC	*	0.095 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_LPC	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA	STANDARD

SYNC MASTER=T27 MLB		SYNC DATE=08/06/2009	
PAGE TITLE			
K6/K69 PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8563	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.13.0	
		BRANCH	
		PAGE	109 OF 109
		SHEET	80 OF 80