What Mac are you connecting the display to?
What was the previous OS X?
How is the display connected? What port / adapter / cable are you using?
If you are using an Intel Mac, then output from the AGDCDiagnose command may be useful (and more so if you can get the output from the previous OS X as well).
Hello and thank you for your reply!
I am running a 2017 Intel MacBook Pro and before the upgrade I ran OSX BigSur without any problems.
I connect to a NEC Multisync LCD 4010 with a DVI from the monitor to a USB-C converter into the computer.
Before the upgrade to 12.0.1 I could select 1920x1080 50 Hz in Systemsetting/Screen.
Now I have fewer possibilities than before and when I try to select 1080p, it is only possible to select 25 or 30 Hz.
The screen cannot accept these settings and there is an alert; “Signal frequency is out of range, Please change signal timing, H: 34 Hz, V: 30 Hz”.
I have a spare MacBook Pro running Yosemite, 10.10.5, and it has no problem with selecting the resolution needed.
Now I am unsure if I have to downgrade to BigSur again, with all the trouble formating the HD and reinstalling apps, or if I should wait for some kind of fix from Apple.
I ran ABDCDiagnose and there came out a long reply.
MacRumors doesnt allow posts over 100.000 characters so I cannot show all of it, and I have to say that I dont know what to look for. - I submitt some of the output for you to see.
Unfotunatley I cannot run ABDCDiagnose on a BigSur computer as I do not have one, but I could run it from the Yosemite computer if needed.
Thank you for your time and help!
-
The default interactive shell is now zsh.
To update your account to use zsh, please run `chsh -s /bin/zsh`.
For more details, please visit
https://support.apple.com/kb/HT208050.
hcs-MacBook-Pro:~ mac$ /System/Library/Extensions/AppleGraphicsControl.kext/Contents/MacOS/AGDCDiagnose ; exit;
AGDCDiagnose Version: 6.4.9 (AGDC node count: 6)
### Start: GPUWrangler #######################################################
Stats: GPUCAdded:1 GpuAdded:2 Eject:0/f0/fd0/c0 Remove:0/t0 Un:0
gpu 0x314a flags 0xb2000010 (IG,published,quiet,pubSched,pubArmed) vid.did=8086.591b b:d:f=0:2:0
gpu 0x314a pci 0x10000029d IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/IGPU@2
gpu 0x314a agdc 0x10000054f /AppleIntelFramebufferController/IntelFBClientControl
gpu 0x314a gpuc 0x000000000
gpu 0x314a agdpclient 0x000000000
gpu 0x314a accel 0x100000534 /IntelAccelerator
gpu 0x314a fb0:0 0x100000536 /AppleIntelFramebuffer@0
gpu 0x9ff1 flags 0xbe000020 (DG,published,driversStarted,hasGPUC,quiet,pubSched,pubArmed) vid.did=1002.67ef b:d:f=1:0:0
gpu 0x9ff1 pci 0x100000220 IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/PEG0@1/IOPP/GFX0@0
gpu 0x9ff1 agdc 0x10000058f /AtiDeviceControl
gpu 0x9ff1 gpuc 0x100000546 /AMD9500ControllerWrangler
gpu 0x9ff1 agdpclient 0x100000591 /AtiDeviceControl/AppleGraphicsDevicePolicy/AGDPClientControl
gpu 0x9ff1 accel 0x10000055e /AMDRadeonX4000_AMDBaffinGraphicsAccelerator
gpu 0x9ff1 fb0:0 0x100000569 /ATY,Longavi@0/AMDFramebufferVIB
gpu 0x9ff1 fb1:1 0x100000573 /ATY,Longavi@1/AMDFramebufferVIB
gpu 0x9ff1 fb2:2 0x100000579 /ATY,Longavi@2/AMDFramebufferVIB
gpu 0x9ff1 fb3:3 0x10000057f /ATY,Longavi@3/AMDFramebufferVIB
gpu 0x9ff1 fb4:4 0x100000588 /ATY,Longavi@4/AMDFramebufferVIB
### End: GPUWrangler (took 0.006 sec) ########################################
### Start: EFIDisplayInfo ####################################################
Not present
Dumping EFI data for GPU Path IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/IGPU@2
Dumping EFI data for GPU Path IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/PEG0@1/IOPP/GFX0@0
### End: EFIDisplayInfo (took 0.004 sec) #####################################
### Start: Mux ###############################################################
System is in Dynamic mode: Better Battery Mode set, using Discrete
gMUX Status: Version: 4.0.1d, 3D:2, FB:6
LVDS: EG [DDC: None], DP: EG [Disabled] [0, 0]
IG: FB0
ff FB1:N/A FB2:N/A FB3:N/A FB4:N/A 3D:idle HDA:N/A Power
n
EG: FB0
n FB1
ff FB2
ff FB3
n FB4
ff 3D:idle HDA:idle Power
n
Policy
n GPUPowerDown
n Backlight Control
n Recovery
n
Power State Machine IG: 0 EG: 0
StateMachine: 0 [AGC_GPU_IDLE]
Switch Statistics: Switches 4 Errors 0 CRC 00000000
0000: 0000208 ms 0016: 0000000 ms
0001: 0000733 ms 0017: 0000000 ms
0002: 0000237 ms 0018: 0000000 ms
0003: 0000717 ms* 0019: 0000000 ms
0004: 0000000 ms 0020: 0000000 ms
0005: 0000000 ms 0021: 0000000 ms
0006: 0000000 ms 0022: 0000000 ms
0007: 0000000 ms 0023: 0000000 ms
0008: 0000000 ms 0024: 0000000 ms
0009: 0000000 ms 0025: 0000000 ms
0010: 0000000 ms 0026: 0000000 ms
0011: 0000000 ms 0027: 0000000 ms
0012: 0000000 ms 0028: 0000000 ms
0013: 0000000 ms 0029: 0000000 ms
0014: 0000000 ms 0030: 0000000 ms
0015: 0000000 ms 0031: 0000000 ms
Register Dump:
00: 6b 6b 6b 6b 00 00 00 00
08: 00 00 03 03 03 03 03 03
10: 05 03 00 00 ff ff 00 00
18: 05 05 05 05 00 00 00 00
20: 00 d7 d7 d7 d7 d7 d7 d7
28: 02 02 02 02 02 02 02 02
30: 02 02 02 02 02 02 02 02
38: 02 02 02 02 02 02 02 02
40: 01 92 92 92 92 92 92 92
48: 92 92 92 92 92 92 92 92
50: 03 5f 1f 00 08 08 08 08
58: 08 08 08 08 08 08 08 00
60: 00 00 00 00 00 00 00 00
68: 00 00 00 00 00 00 00 00
70: ff ff ff ff c3 c3 c3 c3
78: c3 c3 c3 c3 c3 c3 c3 00
### End: Mux (took 0.042 sec) ################################################
### Start: Ports #############################################################
### Start: AGDC[1] 0x1000004f4 ###############################################
IOService:/IOResources/AppleGPUWrangler
Vendor: Apple [0000106b]: AppleGPUWrangler [8 10000] (0)
### End: AGDC[1] 0x1000004f4 (took 0.000 sec) ################################
### Start: AGDC[2] 0x1000004eb ###############################################
IOService:/AppleACPIPlatformExpert/GMUX/AppleMuxControl/AGDCMuxClientControl
Vendor: AppleMuxControl [0000106b]: AppleMuxControl [9 10000] (0)
### End: AGDC[2] 0x1000004eb (took 0.000 sec) ################################
### Start: AGDC[3] 0x100000546 ###############################################
IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/PEG0@1/IOPP/GFX0@0/AMD9500ControllerWrangler
Vendor: AMD [00001002]: GPURoot [7 30000] (0)
### End: AGDC[3] 0x100000546 (took 0.000 sec) ################################
### Start: AGDC[4] 0x10000054f ###############################################
IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/IGPU@2/AppleIntelFramebufferController/IntelFBClientControl
Vendor: AppleIntelFramebufferController [0000106b]: IntegratedGPU [1 10000] (0)
FBs: 1, Ports: 0x2 mst:0 ddc:0 aux:0x2, Streams: dp:0 dvi:0 mst:2 max:3
Framebuffers:
* 0: Address: 1.0 Stream: Not Associated Group: 0 Online Fixed
Port Capabilities:
* 1: AUX
Connections:
* 1:
## EDID Dump Port 1 - Start ##
// EDID Dump: device, 0 bytes, Invalid
uint8_t EDID_@@@_0_0[] = {
};
## EDID Dump Port 1 - End ##
### End: AGDC[4] 0x10000054f (took 0.126 sec) ################################
### Start: AGDC[5] 0x10000058f ###############################################
IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/PEG0@1/IOPP/GFX0@0/AtiDeviceControl
See 0x100000591
### End: AGDC[5] 0x10000058f (took 0.000 sec) ################################
### Start: AGDC[6] 0x100000591 ###############################################
IOService:/AppleACPIPlatformExpert/PCI0@0/AppleACPIPCI/PEG0@1/IOPP/GFX0@0/AtiDeviceControl/AppleGraphicsDevicePolicy/AGDPClientControl
Vendor: AMD [00001002]: DiscreteGPU [2 30000] (0)
FBs: 5, Ports: 0x3e mst:0x3c ddc:0x3e aux:0x3e, Streams: dp:6 dvi:7 mst:6 max:6
Framebuffers:
* 0: Address: 1.0 Stream: Enabled Group: -1 Online Assoc'd MayGroup Fixed
1: Address: 2.0 Stream: Enabled Group: -1 Assoc'd MayGroup
2: Address: 3.0 Stream: Enabled Group: -1 Assoc'd MayGroup
* 3: Address: 4.0 Stream: Enabled Group: -1 Online Assoc'd MayGroup
4: Address: 5.0 Stream: Enabled Group: -1 Assoc'd MayGroup
Port Capabilities:
* 1: AUX, DDC
2: AUX, DDC, MST
3: AUX, DDC, MST
* 4: AUX, DDC, MST
5: AUX, DDC, MST
Connections:
* 1: [DP 1.1 4 x HBR ] Status: [4 x 3_24 7777] caps [features 0x103001f, p_encoding 0xd] Sink OUI:000-016-250 eD?eba [101-068-021-101-098-097] HW Version: 16 FW Version: 2.15
2:
3:
* 4: [DP 1.2 4 x HBR ] Status: [4 x HBR 7777] caps [features 0x101001b, p_encoding 0xd] DVI/HDMI Branch OUI:000-028-248 171GB0 [049-055-049-071-066-048] HW Version: 1 FW Version: 11.29
5:
## Register Dump Port 1 - Start ##
000000: 0x11 0x0a 0x84 0x41 0x00 0x00 0x01 0x80 0x02 0x00 0x00 0x00 0x0f 0x0b 0x00 0x00
Reg: 000000: 11 : DPCD_REV: 1.1
Reg: 000001: 0a : MAX_LINK_RATE: HBR
Reg: 000002: 84 : MAX_LANE_COUNT: 4, TPS3_SUPPORTED: 0, ENHANCED_FRAME_CAP: 1
Reg: 000003: 41 : MAX_DOWNSPREAD: 0.5% down, NO_AUX_HANDSHAKE_LINK_TRAINING: 1
Reg: 000004: 00 : NORP: 0
Reg: 000005: 00 : DOWNSTREAMPORT_PRESENT: DWN_STRM_PORT_PRESENT: 0, DWN_STRM_PORT_TYPE: [0] DisplayPort, FORMAT_CONVERSION: 0, DETAILED_CAP_INFO_AVAILABLE: 0
Reg: 000006: 01 : MAIN_LINK_CHANNEL_CODING: ANSI 8B/10B
Reg: 000007: 80 : DOWN_STREAM_PORT_COUNT: DWN_STRM_PORT_COUNT: 0, MSA_TIMING_PAR_IGNORED: 0, OUI: 1
Reg: 000008: 02 : RECEIVE_PORT0_CAP_0: LOCAL_EDID_PRESENT: 1, ASSOCIATED_TO_PRECEDING_PORT: 0
Reg: 000009: 00 : RECEIVE_PORT0_CAP_1: BUFFER_SIZE: 32
Reg: 00000a: 00 : RECEIVE_PORT1_CAP_0:
Reg: 00000b: 00 : RECEIVE_PORT1_CAP_1:
Reg: 00000c: 0f : I2C Speed: 1Kbps 5Kbps 10Kbps 100Kbps
Reg: 00000d: 0b : eDP_CONFIGURATION_CAP: ALTERNATE_SCRAMBLER_RESET_CAPABLE: 1, FRAMING_CHANGE_CAPABLE: 1
Reg: 00000e: 00 : TRAINING_AUX_RD_INTERVAL: 100 us, EXTENDED_RECEIVER_CAPABILITY_FIELD_PRESENT: NO
Reg: 00000f: 00 : ADAPTER_CAP: FORCE_LOAD_SENSE_CAP: 0, ALTERNATE_I2C_PATTERN_CAP: 0
000020: 0x00 0x00 0x00
Reg: 000020: 00 : FAUX_CAP: FAUX_CAP: 0
Reg: 000021: 00 : MSTM_CAP: MST_CAP: 0
Reg: 000022: 00 : NUMBER_OF_AUDIO_ENDPOINTS: 0
000060: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Reg: 000060: 00 : DSC Support: 0
Reg: 000061: 00 : DSC Algorithm revision: 0
Reg: 000062: 00 : DSC RC Buffer Block size: 0
Reg: 000063: 00 : DSC RC Buffer size: 0
Reg: 000064: 00 : DSC slice Capabilities 1 : 0
Reg: 000065: 00 : DSC Line buffer bit depth: 0
Reg: 000066: 00 : DSC Block prediction support: 0
Reg: 000067: 00 : DSC Maximum bit per pixel: 0
Reg: 000068: 00 : DSC Maximum bit per pixel: 0
Reg: 000069: 00 : DSC Decoder color format capabilities: 0
Reg: 00006a: 00 : DSC decoder color depth capabilities: 0
Reg: 00006b: 00 : DSC Peak Throughput: 0
Reg: 00006c: 00 : DSC Maximum Slice width: 0
Reg: 00006d: 00 : DSC Slice capabilities 2: 0
Reg: 00006e: 00 : Reserved: 0
Reg: 00006f: 00 : DSC Bits per pixel increment: 0
000090: 0x00
Reg: 000090: 00 : FEC Capability: 0x0
000080: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Reg: 000080: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000081: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000082: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000083: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000084: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000085: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000086: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000087: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000088: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000089: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008a: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008b: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008c: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008d: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008e: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008f: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
000100: 0x0c 0x84
Reg: 000100: 0c : LINK_BW_SET: 3_24
Reg: 000101: 84 : LANE_COUNT_SET: LANE_COUNT_SET 4, ENHANCED_FRAME_EN: 1
000107: 0x10
Reg: 000107: 10 : DOWNSPREAD_CTRL: SPREAD_AMP: 1, MSA_TIMING_PAR_IGNORE_EN: 0
00010a: 0x01
Reg: 00010a: 01 : eDP_CONFIGURATION_CAP_SET: ALTERNATE_SCRAMBLER_RESET_CAPABLE: 1, FRAMING_CHANGE_CAPABLE: 0
000111: 0x00
Reg: 000111: 00 : MSTM_CTRL: UPSTREAM_IS_SRC:0 UP_REQ_EN:0 MST_EN:0
000120: 0x00
Reg: 000120: 00 : FEC Configuration: 0x0
000160: 0x00
Reg: 000160: 00 : DSC Enable: 0x0
000200: 0x01 0x00 0x77 0x77 0x01 0x01 0x00 0x00
Reg: 000200: 01 : SINK_COUNT: SINK_COUNT 1, CP_READY: 0
Reg: 000202: 77 : LANE0: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000202: 77 : LANE1: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000203: 77 : LANE2: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000203: 77 : LANE3: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000205: 01 : SINK_STATUS: RECEIVE_PORT_0_STATUS: 1, RECEIVE_PORT_1_STATUS: 0
Reg: 000206: 00 : LANE0: VOLTAGE_SWING: 0, PRE-EMPHASIS: 0
Reg: 000206: 00 : LANE1: VOLTAGE_SWING: 0, PRE-EMPHASIS: 0
Reg: 000207: 00 : LANE2: VOLTAGE_SWING: 0, PRE-EMPHASIS: 0
Reg: 000207: 00 : LANE3: VOLTAGE_SWING: 0, PRE-EMPHASIS: 0
00020f: 0x00
Reg: 00020f: 00 : DSC Status: 0
000280: 0x00
Reg: 000280: 00 : FEC Status: 0
00042f: 0x00
Reg: 00042f: 00 : DISPLAY_ROTATION: 0x0
002200: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Reg: 002200: 00 : DPCD_REV: 0.0
Reg: 002201: 00 : MAX_LINK_RATE: ???
Reg: 002202: 00 : MAX_LANE_COUNT: 0, TPS3_SUPPORTED: 0, ENHANCED_FRAME_CAP: 0
Reg: 002203: 00 : MAX_DOWNSPREAD: None, NO_AUX_HANDSHAKE_LINK_TRAINING: 0
Reg: 002204: 00 : NORP: 0
Reg: 002205: 00 : DOWNSTREAMPORT_PRESENT: DWN_STRM_PORT_PRESENT: 0, DWN_STRM_PORT_TYPE: [0] DisplayPort, FORMAT_CONVERSION: 0, DETAILED_CAP_INFO_AVAILABLE: 0
Reg: 002206: 00 : MAIN_LINK_CHANNEL_CODING_SET: ??
Reg: 002207: 00 : DOWN_STREAM_PORT_COUNT: DWN_STRM_PORT_COUNT: 0, MSA_TIMING_PAR_IGNORED: 0, OUI: 0
Reg: 002208: 00 : RECEIVE_PORT0_CAP_0: LOCAL_EDID_PRESENT: 0, ASSOCIATED_TO_PRECEDING_PORT: 0
Reg: 002209: 00 : RECEIVE_PORT0_CAP_1: BUFFER_SIZE: 32
Reg: 00220a: 00 : RECEIVE_PORT1_CAP_0:
Reg: 00220b: 00 : RECEIVE_PORT1_CAP_1:
Reg: 00220c: 00 : I2C Speed:
Reg: 00220d: 00 : eDP_CONFIGURATION_CAP_SET: ALTERNATE_SCRAMBLER_RESET_CAPABLE: 0, FRAMING_CHANGE_CAPABLE: 0
Reg: 00220e: 00 : TRAINING_AUX_RD_INTERVAL: 100 us, EXTENDED_RECEIVER_CAPABILITY_FIELD_PRESENT: NO
Reg: 00220f: 00 : ADAPTER_CAP: FORCE_LOAD_SENSE_CAP: 0, ALTERNATE_I2C_PATTERN_CAP: 0
068028: 0x00
Reg: 068028: 00 : HDCP_CAPABLE: 0, REPEATER: 0
06921d: 0x00 0x00 0x00
Reg: 06921d: 00 : VERSION: 0
Reg: 06921f: 00 : HDCP_CAPABLE: 0, REPEATER: 0
069330: 0x00 0x00
Reg: 069330: 00 : HDCP_Depth: 0
Reg: 069331: 00 : HDCP_count: 0 HDCP2_0 Downstream: 0 HDCP1 Downstream: 0
069493: 0x00
Reg: 069493: 00 : Ready: 0 , H' Available: 0, Pairing_available: 0 , Reauth_req: 0, Link Integrity: 0
## Register Dump Port 1 - End ##
## EDID Dump Port 1 - Start ##
// EDID Dump: device, 128 bytes, OK
uint8_t EDID_APP_610_a030[] = {
/* 000: */ 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00,
/* 008: */ 0x06, 0x10, 0x30, 0xa0, 0x00, 0x00, 0x00, 0x00,
/* 010: */ 0x26, 0x19, 0x01, 0x04, 0xb5, 0x21, 0x15, 0x78,
/* 018: */ 0x02, 0x0f, 0xa5, 0xae, 0x52, 0x43, 0xb0, 0x26,
/* 020: */ 0x0d, 0x4f, 0x54, 0x00, 0x00, 0x00, 0x01, 0x01,
/* 028: */ 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
/* 030: */ 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x7c, 0x80,
/* 038: */ 0x40, 0x50, 0xb0, 0x08, 0x34, 0x70, 0x08, 0x20,
/* 040: */ 0x68, 0x08, 0x4b, 0xcf, 0x10, 0x00, 0x00, 0x1a,
/* 048: */ 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00,
/* 050: */ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
/* 058: */ 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x00, 0x43,
/* 060: */ 0x6f, 0x6c, 0x6f, 0x72, 0x20, 0x4c, 0x43, 0x44,
/* 068: */ 0x0a, 0x20, 0x20, 0x20, 0x00, 0x00, 0x00, 0x10,
/* 070: */ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
/* 078: */ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xae
};
## EDID Dump Port 1 - End ##
## Display Connection Stats Dump Port 1 - End ##
Display mfgName: APP, productID: 0xa030
Time to EDID read: 1470635
Time to link train: 37953582324
Link training duration: 4305
Link training status: 0
Link training count: 4
HDCP status: 255
HDCP retry count: 0
EFI w/a data: 0x0
## Display Connection Stats Dump Port 1 - End ##
## Register Dump Port 4 - Start ##
000000: 0x12 0x0a 0x84 0x01 0x01 0x15 0x01 0x81 0x00 0x01 0x04 0x01 0x0f 0x00 0x02 0x00
Reg: 000000: 12 : DPCD_REV: 1.2
Reg: 000001: 0a : MAX_LINK_RATE: HBR
Reg: 000002: 84 : MAX_LANE_COUNT: 4, TPS3_SUPPORTED: 0, ENHANCED_FRAME_CAP: 1
Reg: 000003: 01 : MAX_DOWNSPREAD: 0.5% down, NO_AUX_HANDSHAKE_LINK_TRAINING: 0
Reg: 000004: 01 : NORP: 1
Reg: 000005: 15 : DOWNSTREAMPORT_PRESENT: DWN_STRM_PORT_PRESENT: 1, DWN_STRM_PORT_TYPE: [2] DVI/HDMI, FORMAT_CONVERSION: 0, DETAILED_CAP_INFO_AVAILABLE: 1
Reg: 000006: 01 : MAIN_LINK_CHANNEL_CODING: ANSI 8B/10B
Reg: 000007: 81 : DOWN_STREAM_PORT_COUNT: DWN_STRM_PORT_COUNT: 1, MSA_TIMING_PAR_IGNORED: 0, OUI: 1
Reg: 000008: 00 : RECEIVE_PORT0_CAP_0: LOCAL_EDID_PRESENT: 0, ASSOCIATED_TO_PRECEDING_PORT: 0
Reg: 000009: 01 : RECEIVE_PORT0_CAP_1: BUFFER_SIZE: 64
Reg: 00000a: 04 : RECEIVE_PORT1_CAP_0:
Reg: 00000b: 01 : RECEIVE_PORT1_CAP_1:
Reg: 00000c: 0f : I2C Speed: 1Kbps 5Kbps 10Kbps 100Kbps
Reg: 00000d: 00 : eDP_CONFIGURATION_CAP: ALTERNATE_SCRAMBLER_RESET_CAPABLE: 0, FRAMING_CHANGE_CAPABLE: 0
Reg: 00000e: 02 : TRAINING_AUX_RD_INTERVAL: 8 ms, EXTENDED_RECEIVER_CAPABILITY_FIELD_PRESENT: NO
Reg: 00000f: 00 : ADAPTER_CAP: FORCE_LOAD_SENSE_CAP: 0, ALTERNATE_I2C_PATTERN_CAP: 0
000020: 0x00 0x00 0x00
Reg: 000020: 00 : FAUX_CAP: FAUX_CAP: 0
Reg: 000021: 00 : MSTM_CAP: MST_CAP: 0
Reg: 000022: 00 : NUMBER_OF_AUDIO_ENDPOINTS: 0
000060: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Reg: 000060: 00 : DSC Support: 0
Reg: 000061: 00 : DSC Algorithm revision: 0
Reg: 000062: 00 : DSC RC Buffer Block size: 0
Reg: 000063: 00 : DSC RC Buffer size: 0
Reg: 000064: 00 : DSC slice Capabilities 1 : 0
Reg: 000065: 00 : DSC Line buffer bit depth: 0
Reg: 000066: 00 : DSC Block prediction support: 0
Reg: 000067: 00 : DSC Maximum bit per pixel: 0
Reg: 000068: 00 : DSC Maximum bit per pixel: 0
Reg: 000069: 00 : DSC Decoder color format capabilities: 0
Reg: 00006a: 00 : DSC decoder color depth capabilities: 0
Reg: 00006b: 00 : DSC Peak Throughput: 0
Reg: 00006c: 00 : DSC Maximum Slice width: 0
Reg: 00006d: 00 : DSC Slice capabilities 2: 0
Reg: 00006e: 00 : Reserved: 0
Reg: 00006f: 00 : DSC Bits per pixel increment: 0
000090: 0x00
Reg: 000090: 00 : FEC Capability: 0x0
000080: 0x0b 0x78 0x02 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
Reg: 000080: 0b : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [3] HDMI, DWN_STRM_PORTX_HPD: 1, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0 Reserved
Reg: 000084: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 000088: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
Reg: 00008c: 00 : DETAILED_CAP_INFO_AVAILABLE: DWN_STRM_PORTX_CAP: [0] DisplayPort, DWN_STRM_PORTX_HPD: 0, NON_EDID_DWN_STRM_PORTX_ATTRIBUTE: 0
000100: 0x0a 0x84
Reg: 000100: 0a : LINK_BW_SET: HBR
Reg: 000101: 84 : LANE_COUNT_SET: LANE_COUNT_SET 4, ENHANCED_FRAME_EN: 1
000107: 0x10
Reg: 000107: 10 : DOWNSPREAD_CTRL: SPREAD_AMP: 1, MSA_TIMING_PAR_IGNORE_EN: 0
00010a: 0x00
Reg: 00010a: 00 : eDP_CONFIGURATION_CAP_SET: ALTERNATE_SCRAMBLER_RESET_CAPABLE: 0, FRAMING_CHANGE_CAPABLE: 0
000111: 0x00
Reg: 000111: 00 : MSTM_CTRL: UPSTREAM_IS_SRC:0 UP_REQ_EN:0 MST_EN:0
000120: 0x00
Reg: 000120: 00 : FEC Configuration: 0x0
000160: 0x00
Reg: 000160: 00 : DSC Enable: 0x0
000200: 0x01 0x00 0x77 0x77 0x01 0x01 0x22 0x22
Reg: 000200: 01 : SINK_COUNT: SINK_COUNT 1, CP_READY: 0
Reg: 000202: 77 : LANE0: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000202: 77 : LANE1: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000203: 77 : LANE2: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000203: 77 : LANE3: CR_DONE: 1, CHANNEL_EQ_DONE: 1, SYMBOL_LOCKED: 1
Reg: 000205: 01 : SINK_STATUS: RECEIVE_PORT_0_STATUS: 1, RECEIVE_PORT_1_STATUS: 0
Reg: 000206: 22 : LANE0: VOLTAGE_SWING: 2, PRE-EMPHASIS: 0
Reg: 000206: 22 : LANE1: VOLTAGE_SWING: 2, PRE-EMPHASIS: 0
Reg: 000207: 22 : LANE2: VOLTAGE_SWING: 2, PRE-EMPHASIS: 0
Reg: 000207: 22 : LANE3: VOLTAGE_SWING: 2, PRE-EMPHASIS: 0
00020f: 0x00
Reg: 00020f: 00 : DSC Status: 0
000280: 0x00
Reg: 000280: 00 : FEC Status: 0
00042f: 0x00
Reg: 00042f: 00 : DISPLAY_ROTATION: 0x0
002200: 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x02 0x00
Reg: 002200: 00 : DPCD_REV: 0.0
Reg: 002201: 00 : MAX_LINK_RATE: ???
Reg: 002202: 00 : MAX_LANE_COUNT: 0, TPS3_SUPPORTED: 0, ENHANCED_FRAME_CAP: 0
Reg: 002203: 00 : MAX_DOWNSPREAD: None, NO_AUX_HANDSHAKE_LINK_TRAINING: 0
Reg: 002204: 00 : NOR
--BEGIN Device Dump--
Name AMD9500Controller
Initialized Yes
Enabled Yes
Aperature Mode 1
WSRV: Support Supported
IOP: Support Supported
IOP: Activity Active
AGDC: Support Supported
AGDC: Registered Registered
Primary Display 0
Connection Seed 3
Memory (Video) 4294967296 Bytes ( 4096 MB )
Memory (Aperture) 268435456 Bytes ( 256 MB )
Memory (Reserved) 3145728 Bytes ( 3 MB )
Memory (Reg Aperture) 262144 Bytes ( 256 KB )
Device Info device: 67ef, A11
Current V.Clk 0 400000 kHz
Current V.Clk 1 323999 kHz
Current Memory Clock 1268 MHz
Current Engine Clock 218 MHz
MASK: Supported Connect Flags 0x100
MASK: Disabled Connectors 0
MASK: Disabled Connections 0
MASK: Connectors Changed 0
MASK: Drivers Pending Changes 0
MASK: DriversPendingASetMode 0
MASK: ActiveInternalConnector 0x1
Temperature 54 C
Num Framebuffers 5
Mirrored No
Registered Displays 2
Registered Displays (DP) 2
Registered Displays (DIG) 2 - Map: 0x6
Registered VRAM 31457280 Bytes ( 30 MB )
Power Play Ceiling 0
Power Play Floor 0
Power Play Forced 0
Power Play Supported Yes
Power Play Thermal No
Chip Device Id 0x67ef
Chip ATI Rev 0x1
Boot S.Clk 2139 MHz
Boot M.Clk 3000 MHz
Min D.Clk 0 0 MHz
Min D.Clk 1 0 MHz
Spread Spectrum sclk:0 (per cent)
Cursor Bytes 0xc0000
Apple RGB MUX No
Apple MUX State 0 (0:CRTC, 1:TV)
Project Name Longavi
Power Play DICT 8
Power Levels min:0, max:16, count:16
Current Power Level hw:0, sw:0
TDP Table min:0, max:35, count:16
TDP HW Limit 35
Initialized YES
Is Asleep NO
ForceMaxClocks NO
AllDisplaysInSync NO
ASIC Info DICT 11
Famild ID 130
Device ID 0x67ef
ATI Revision Number 1
Emulated Revision Number 90
PCI Revision ID 192
PCI Address 1:0:0
FB Base 0
FB Top 0xffffffff
MEM SIZE: Local Framebuffer 4096 MB
MEM SIZE: Aperture 256 MB
MEM SIZE: Register Aperture 256 KB
Shared Surface Info DICT 5
Shared Surface @ 0 DICT 8
Mode 0
Master Index 0
Controller Map 0
Controller Num 0
Rotation Flags 0
Number of Tiles 0 x 0
Tile2Crtc Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Crtc2Tile Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Shared Surface @ 1 DICT 8
Mode 0
Master Index 0
Controller Map 0
Controller Num 0
Rotation Flags 0
Number of Tiles 0 x 0
Tile2Crtc Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Crtc2Tile Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Shared Surface @ 2 DICT 8
Mode 0
Master Index 0
Controller Map 0
Controller Num 0
Rotation Flags 0
Number of Tiles 0 x 0
Tile2Crtc Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Crtc2Tile Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Shared Surface @ 3 DICT 8
Mode 0
Master Index 0
Controller Map 0
Controller Num 0
Rotation Flags 0
Number of Tiles 0 x 0
Tile2Crtc Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Crtc2Tile Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Shared Surface @ 4 DICT 8
Mode 0
Master Index 0
Controller Map 0
Controller Num 0
Rotation Flags 0
Number of Tiles 0 x 0
Tile2Crtc Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Crtc2Tile Map 0:0, 1:0, 2:0, 3:0, 4:0, 5:0.
Interrupts DICT 18
Interrupt Port0 DICT 30
Interrupt Name V.Blank
Index 0
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vblx" --> 0x76626c78
Interrupt Name V.Sync
Index 0
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vsnc" --> 0x76736e63
Interrupt Name V.Update
Index 0
Ignore? No
On By Default? Yes
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only Yes
Enable Reg Readback No
Interrupt Type "vbl " --> 0x76626c20
Interrupt Port1 DICT 30
Interrupt Name V.Blank
Index 1
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vblx" --> 0x76626c78
Interrupt Name V.Sync
Index 1
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vsnc" --> 0x76736e63
Interrupt Name V.Update
Index 1
Ignore? No
On By Default? Yes
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only Yes
Enable Reg Readback No
Interrupt Type "vbl " --> 0x76626c20
Interrupt Port2 DICT 30
Interrupt Name V.Blank
Index 2
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vblx" --> 0x76626c78
Interrupt Name V.Sync
Index 2
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vsnc" --> 0x76736e63
Interrupt Name V.Update
Index 2
Ignore? No
On By Default? Yes
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only Yes
Enable Reg Readback No
Interrupt Type "vbl " --> 0x76626c20
Interrupt Port3 DICT 30
Interrupt Name V.Blank
Index 3
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vblx" --> 0x76626c78
Interrupt Name V.Sync
Index 3
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vsnc" --> 0x76736e63
Interrupt Name V.Update
Index 3
Ignore? No
On By Default? Yes
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only Yes
Enable Reg Readback No
Interrupt Type "vbl " --> 0x76626c20
Interrupt Port4 DICT 30
Interrupt Name V.Blank
Index 4
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vblx" --> 0x76626c78
Interrupt Name V.Sync
Index 4
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vsnc" --> 0x76736e63
Interrupt Name V.Update
Index 4
Ignore? No
On By Default? Yes
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only Yes
Enable Reg Readback No
Interrupt Type "vbl " --> 0x76626c20
Interrupt Port5 DICT 30
Interrupt Name V.Blank
Index 5
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vblx" --> 0x76626c78
Interrupt Name V.Sync
Index 5
Ignore? No
On By Default? No
Should Notify Callback? Yes
HW Enabled? No
Pulse-Based? Yes
Ack Is Write Only No
Enable Reg Readback Yes
Interrupt Type "vsnc" --> 0x76736e63
Interrupt Name V.Update
Index 5
Ignore? No
On By Default? Yes
Should Notify Callback? Yes
HW Enabled? Yes
Pulse-Based? Yes
Ack Is Write Only Yes
Enable Reg Readback No
Interrupt Type "vbl " --> 0x76626c20
Line Buffers DICT 5
LineBuffers @ 0 DICT 10
LB Index 0
LB Offset 0 (0)
LB Size 24595 (0x6013)
Using 100 % Yes
Max Number of Lines 8
Current LB Depth 4 (30 bpp)
Number of Entries 5124
Line Buffer Capabilities 0xf
HW State @ 0 DICT 5
Source Window 3360 x 2100
Destination Window 2880 x 1800
Scaling Taps 1 x 1
Line Buffer Depth 4 - 30 bpp
Interlaced No
SW State @ 0 DICT 5
Source Window 3360 x 2100
Destination Window 2880 x 1800
Scaling Taps 1 x 1
Line Buffer Depth 4 - 30 bpp
Interlaced No
LineBuffers @ 1 DICT 10
LB Index 1
LB Offset 2048 (0x800)
LB Size 24595 (0x6013)
Using 100 % Yes
Max Number of Lines 10
Current LB Depth 4 (30 bpp)
Number of Entries 5124
Line Buffer Capabilities 0xf
HW State @ 1 DICT 5
Source Window 1360 x 768
Destination Window 1360 x 768
Scaling Taps 1 x 1
Line Buffer Depth 4 - 30 bpp
Interlaced No
SW State @ 1 DICT 5
Source Window 1360 x 768
Destination Window 1360 x 768
Scaling Taps 1 x 1
Line Buffer Depth 4 - 30 bpp
Interlaced No
LineBuffers @ 2 DICT 9
LB Index 2
LB Offset 4096 (0x1000)
LB Size 24595 (0x6013)
Using 100 % Yes
Current LB Depth 4 (30 bpp)
Number of Entries 5124
Line Buffer Capabilities 0xf
HW State @ 2 DICT 5
Source Window 0 x 0
Destination Window 0 x 0
Scaling Taps 0 x 0
Line Buffer Depth 4 - 30 bpp
Interlaced No
SW State @ 2 DICT 5
Source Window 0 x 0
Destination Window 0 x 0
Scaling Taps 0 x 0
Line Buffer Depth 4 - 30 bpp
Interlaced No
LineBuffers @ 3 DICT 10
LB Index 3
LB Offset 38912 (0x9800)
LB Size 24595 (0x6013)
Using 100 % Yes
Max Number of Lines 10
Current LB Depth 4 (30 bpp)
Number of Entries 5124
Line Buffer Capabilities 0xf
HW State @ 3 DICT 5
Source Window 1920 x 1080
Destination Window 1920 x 1080
Scaling Taps 1 x 1
Line Buffer Depth 4 - 30 bpp
Interlaced No
SW State @ 3 DICT 5
Source Window 1920 x 1080
Destination Window 1920 x 1080
Scaling Taps 1 x 1
Line Buffer Depth 4 - 30 bpp
Interlaced No
LineBuffers @ 4 DICT 9
LB Index 4
LB Offset 40960 (0xa000)
LB Size 24595 (0x6013)
Using 100 % Yes
Current LB Depth 4 (30 bpp)
Number of Entries 5124
Line Buffer Capabilities 0xf
HW State @ 4 DICT 5
Source Window 0 x 0
Destination Window 0 x 0
Scaling Taps 0 x 0
Line Buffer Depth 4 - 30 bpp
Interlaced No
SW State @ 4 DICT 5
Source Window 0 x 0
Destination Window 0 x 0
Scaling Taps 0 x 0
Line Buffer Depth 4 - 30 bpp
Interlaced No
Connector Assigner DICT 13
Connector@0 DICT 38
Is Online Yes
Active Connection Type DP
Connected Connection Type DP
Current Panel Type DIGITAL
Supported Connection 0x100
Use hw i2c No
Link Sense Line DDC 1
Link UNIPHY UNIPHY B
Link DIG Number DIG B
Link HPD Num HPD 1
Type BUILT IN
Active CRTCs 0: B
Connected drivers 0: 0
Connected CRTCs 0:0
Required ScanOuts 0:1 Total:1.
Change Event -1
Priority Index 0
PLL Index 6
Has EDID Yes
Is EMC Display No
Use Internal Yes
Use Internal EDID Caching Yes
Use Single Link Only Yes
Use RGB On YUV No
Use Backlight Yes
Use Clamshell Yes
Use Hdcp Yes
Supports DP MST No
Use Apple RGB MUX No
Use DAC Auto Calibration No
Forced to CRTC Number CRTC 1
Connector Features 0x8010539
Current DP Train Params 0 DICT 17
DisplayPort Version 11
Link Lanes 4 {4,4}
Link Rate (Mbps) 3240 {3240,3240}
Link Bits 30 {18,30}
Voltage Swing (Level) {255,255,255,255}
Pre-Emphasis (Level) {255,255,255,255}
Spread Enabled
Enhanced Framing Enabled
Scrambler Enabled
MST Disabled
No Mst YES
Force Training Times YES
Force Voltage YES
Force Pre-Emphasis YES
Force Downspread YES
Force Scrambler YES
Force Framing YES
Target DP Train Params 0 DICT 17
DisplayPort Version 11
Link Lanes 4 {4,4}
Link Rate (Mbps) 3240 {3240,3240}
Link Bits 30 {18,30}
Voltage Swing (Level) {255,255,255,255}
Pre-Emphasis (Level) {255,255,255,255}
Spread Enabled
Enhanced Framing Enabled
Scrambler Enabled
MST Disabled
No Mst YES
Force Training Times YES
Force Voltage YES
Force Pre-Emphasis YES
Force Downspread YES
Force Scrambler YES
Force Framing YES
Active Info 00 0 DICT 16
Connected Yes
Dual Link No
Coherent No
MST No
Connection Type DP
Pixel Clock 328920 kHz
Lane Count 4
Link Clock 324000 kHz
Link Bits 30 bpc
CRTC Index 0
PLL Index 6
Backlight Freq 0 Hz
Link Format RGB
DIG FE B
Number of Devices 1
Timing DICT 21
Display Mode 80003003
Refresh Rate (Calculated) 60 Hz
Refresh Rate (Stored) 0.0 Hz
Window (Active) 2880 x 1800
Window (Scaled) 3360 x 2100
Scaled Inset 0 x 0
Pixel Clock 328920000 Hz
Scaler Flags 0
Signal Config 0
Blanking 80 x 52
Border {left,right} {0, 0}
Border {top,bottom} {0, 0}
Sync Offset (h, v) 8 x 38
Sync Pulse Width (h, v) 32, 8
Sync Config (h, v) + x -
Num Links 2
VB Extension 0
Pixel Encoding 1 (RGB444)
Bits Per Color Component 4 (10 bpc)
Colorimetry 1 (RGB)
Dynamic Range 1 (SDR)
Connector@3 DICT 39
Is Online Yes
Active Connection Type DP
Connected Connection Type DP
Current Panel Type DIGITAL
Supported Connection 0x100
Use hw i2c No
Link Sense Line DDC 4
Link UNIPHY UNIPHY C
Link DIG Number DIG C
Link HPD Num HPD 4
Type DISPLAY PORT
Active CRTCs 0: C
Connected drivers 0: 3
Connected CRTCs 0:3
Required ScanOuts 0:1 Total:1.
Change Event -1
Priority Index 1
PLL Index 6
Has EDID Yes
Is EMC Display No
Use Internal No
Use Internal EDID Caching No
Use Single Link Only Yes
Use RGB On YUV No
Use Backlight No
Use Clamshell No
Use Hdcp Yes
Supports DP MST Yes
Use Apple RGB MUX No
Use DAC Auto Calibration No
Forced to CRTC Number CRTC 4
Forced to DIG_FE for MST Device DIG_FE E
Connector Features 0x5053040100
Current DP Train Params 3 DICT 15
DisplayPort Version 12
Link Lanes 4 {4,4}
Link Rate (Mbps) 2700 {2700,2700}
Link Bits 24 {24,24}
Voltage Swing (Level) {2,2,2,2}
Pre-Emphasis (Level) {0,0,0,0}
Spread Enabled
Enhanced Framing Enabled
Scrambler Enabled
MST Disabled
No Mst YES
Force Training Times YES
Force Framing YES
Force Bit-Depth Range YES
Force EQ Training Pattern YES
Target DP Train Params 3 DICT 15
DisplayPort Version 12
Link Lanes 4 {4,4}
Link Rate (Mbps) 2700 {2700,2700}
Link Bits 24 {24,24}
Voltage Swing (Level) {0,0,0,0}
Pre-Emphasis (Level) {0,0,0,0}
Spread Enabled
Enhanced Framing Enabled
Scrambler Enabled
MST Disabled
No Mst YES
Force Training Times YES
Force Framing YES
Force Bit-Depth Range YES
Force EQ Training Pattern YES
Active Info 00 3 DICT 16
Connected Yes
Dual Link No
Coherent No
MST No
Connection Type DP
Pixel Clock 74250 kHz
Lane Count 4
Link Clock 270000 kHz
Link Bits 24 bpc
CRTC Index 3
PLL Index 6
Backlight Freq 0 Hz
Link Format RGB
DIG FE C
Number of Devices 1
Timing DICT 21
Display Mode 80005000
Refresh Rate (Calculated) 30 Hz
Refresh Rate (Stored) 0.0 Hz
Window (Active) 1920 x 1080
Window (Scaled) 0 x 0
Scaled Inset 0 x 0
Pixel Clock 74250000 Hz
Scaler Flags 0
Signal Config 0
Blanking 280 x 45
Border {left,right} {0, 0}
Border {top,bottom} {0, 0}
Sync Offset (h, v) 88 x 5
Sync Pulse Width (h, v) 44, 10
Sync Config (h, v) + x +
Num Links 1
VB Extension 0
Pixel Encoding 1 (RGB444)
Bits Per Color Component 2 (8 bpc)
Colorimetry 1 (RGB)
Dynamic Range 1 (SDR)
--END Device Dump--
### End: AGDC[6] 0x100000591 (took 0.006 sec) ################################
### End: Devices (took 0.015 sec) ############################################
### Start: mpxdiagnose #######################################################
### End: mpxdiagnose (took 0.007 sec) ########################################
AGDCDiagnose completed in 0.317086 seconds