No, if you look detained you'll see the SSD connected to the PCH pcie 2.0 x2 linesIt looks like the SSD shares bandwidth with one of the GPUs. There is no reason they couldn't do this again.
No, if you look detained you'll see the SSD connected to the PCH pcie 2.0 x2 linesIt looks like the SSD shares bandwidth with one of the GPUs. There is no reason they couldn't do this again.
Not the first trashcan nMP lookalike but actually the first with performance components.It seems there are a significant number of people whose love of nVidia far exceeds their love of Apple in this thread (though they obviously love both). For them, MSI may have just announced the ideal machine. It's an i7 with twin GTX 980 cards (MXM) and is about the same size/shape as the Mac Pro.
It seems there are a significant number of people whose love of nVidia far exceeds their love of Apple in this thread (though they obviously love both). For them, MSI may have just announced the ideal machine. It's an i7 with twin GTX 980 cards (MXM) and is about the same size/shape as the Mac Pro.
Retaking the Apple nnMP speculation, there is also another possibility, Apple to ditch TB2 and provide only 4 TB3 and 6 Usb3 (plus 4 usb-c on tb3) plus dual NVMe on Pcie 2, this architecture will be very similar to the current nMP except don't need the pcie bridge for TB3, also considering TB3 chipset are much cheaper than Tb2 makes some sense, and while NVMe on Pcie 2 aren as faster as on Pcie 3, the possibility to have 2 of them also more than twice faster as the current one on the nMP would be enough compensation. Only issue here is the loss of TB2 and only having 4 tb3 may look as an loss (while in the practice there is only 3 tb2 headers on the nMP, indeed it's an win for the nnMP).
It looks like the SSD shares bandwidth with one of the GPUs. There is no reason they couldn't do this again.
The Anandtech analysis has the USB3 controller off the PCH. The block diagram clearly shows one unused lane on the PCH, and the USB3 controller off the PCIe switch.
That's what the Anandtech reviewer was doing.I'm not sure which is right, not that it matters much, the only way to be sure is someone with a MacPro6,1 to dump the IOReg.
http://www.osx86.net/file/4251-ioregistryexplorer/
Ok, interesting, few things to consider, C602 dont includes native USB3, this maybe the reason why Apple choose to use an PCIe switch to plug the USB3 and the Thunderbolt 2, C610 includes USB3, as Alpine Ridge includes USB-C. un the current nMP apple connected the SSD thru PCIe 2 this can not be made with NVMe SSD which requires 2 or 4 PCIe 3 lines, so it's possible to re-organize the buses as I mentioned:
[Xeon E5v4]=== 32x PCIe 3 Lines === [GPU 1 & 2]
| || ||
| || ||=== 4x PCIe 3 Lines === [Alpine Ridge]==[ 2x Tb3 + 2xUsb-C + 2x 10GbE] x2
| ||
| ||
| || ===== 4x PCIe 3 Lines === [NVMe]
|
¦
DMI 2.0
|
|
[C610 PCH]==== 8x PCIe 2 === [Falcon Ridge] ==[2x Tb2] x2
|||
|||
[6x USB3.0 + Audio+ 2xGbE+ Other I/O]
Leaked info on OSX El Capitan Beta, pointout 4 USB-C 3.1 and 6 USB 3 , no cues on TB2 arrangements, we known that USB-C is tied to TB3, so each TB2 header providing for 2 USB-C ports for 4 total USB-C/TB3, as with current nMP only one TB port at each controller can operate at FULL speed at time. the 4x TB2 ports are my speculation.
https://pikeralpha.wordpress.com/2015/11/01/first-signs-of-new-macpro71-found-in-el-capitan/
https://www.macrumors.com/2015/11/0...8b021f2-63d6-4a8c-9d9f-5a7a87d1606c&CFTOKEN=0
Which account 4x HS (high speed) USB port and 6x SS (std speed) USB ports.
That's what the Anandtech reviewer was doing.
If the USB3 is on the PCH - that means that there's an used PCIe 2.0 x4 sitting near the T-Bolt controllers....
It seems there are a significant number of people whose love of nVidia far exceeds their love of Apple in this thread (though they obviously love both). For them, MSI may have just announced the ideal machine. It's an i7 with twin GTX 980 cards (MXM) and is about the same size/shape as the Mac Pro.
40Gbps is the medium bandwidth including overhead (tb3 requires less overhead than tb2), each Tb3 dual port controller (aka Alpine Ridge) is connected to 4 pcie 3 lines (check thunderbolttechnology.net official Thunderbolt tech data source). So each pair of Tb3 ports will use that 3.94MBps as maximum concurrent data throughput.The bandwidth of 4x PCIE 3.0 is 3.94GB/s, a single Thunderbolt 3 port has a bandwidth of 40 Gbps or 5.0 GB/s.
Ok, so TB2, post encoding, is really 2GB/s, and TB3, post encoding, is really 3.94GB/s?40Gbps is the medium bandwidth including overhead (tb3 requires less overhead than tb2), each Tb3 dual port controller (aka Alpine Ridge) is connected to 4 pcie 3 lines (check thunderbolttechnology.net official Thunderbolt tech data source). So each pair of Tb3 ports will use that 3.94MBps as maximum concurrent data throughput.
The Thunderbolt controller is which determines how many pcie lines to use, tb2 Falcón Ridge uses 4 pcie 2 at each controller (driving 2 ports), as TB3 uses same 4 lines for double bandwidth but on PCIe3 which indeed provides double bandwith.
worth to read this article: http://www.tested.com/tech/457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt/
You should consider Thundebolt just as the mean to teleport that pcie x4 connection (which actually is what it does, at the other end you can connect an Pcie peripheral as is), so will never give you more than the underlying pcie bridged by it.Ok, so TB2, post encoding, is really 2GB/s, and TB3, post encoding, is really 3.94GB/s?
You should consider Thundebolt just as the mean to teleport that pcie x4 connection (which actually is what it does, at the other end you can connect an Pcie peripheral as is), so will never give you more than the underlying pcie bridged by it.
On tb2 you can connect either a displayport display or am Tb device which actually is an Pcie expansion card re-arranged, so you can plug an sata controller (using an existent sata pcie chip), the same with an capture card, the only consideration is the drivers being capable to handle plug unplug events (notwithstanding bring foresee on the pcie specification, rarely vendors implement it on drivers before Thunderbolt).Hmmmmm..............
So 40 Gbps is just smoke and marketing speak?
Are all Thunderbolt devices PCIE devices, other than displays?
Is that why Thunderbolt devices cost so much?
There's not data sheet available for the PEX 8723 so we don't know, but there's only 7.8 GB/s of Bandwidth up stream from the 8x PCIE 3.0 that feeds the PEX.
As the 3 TB2 hubs each need 2,5 GB/s that only leaves 300MB/s.
I'm not sure, if the TB2 ports are really 2.5GB/s, if the PEX switches to 4x PCIE 2.0 the max bandwidth is 2GB/s, so that would leave 1.8 GB/s for the other 4x connection.
A crossbar switch doesn't have to "turn anything off" until the cross-sectional bandwidth is reached. Eight PCIe 3.0 lanes to sixteen PCIe 2.0 lanes is balanced.However, we're still talking about a switch, in order for something to be on, something else must be off.
Good lord.
How someone manages to take such a simple concept and make it so ugly/tacky is beyond my comprehension.
Everybody loves to bash Apple and end up copying their ideas.
Just like Apple copy from other also... Why reinvent the wheel...
The PCIe 2.0 x4 outputs wouldn't be PCIe 2.0 without the 8/10 expansion in the switch - the PEX has to do a protocol conversion. The T-Bolt controllers expect PCIe 2.0.the encoding overhead is not created in the PEX, but on the controller. The switch does not append additional data, just switches.
Still doesn't excuse the original copying.Innovation? While Apple may copy they tend to innovate & improve upon the design.
Not defending anyone here but who seems to always get the best product out, and others feel the need to follow?
We might say it's expensive and that it won't exactly always meet our needs but credit is due to Apple to be a trend setter.
They're not afraid to innovate.
Still doesn't excuse the original copying.
[doublepost=1452198909][/doublepost]
"best" is totally arbitrary here. Best at what? And follow who?
If talking about their computer line I would argue that it is entirelly debatable. They aren't the best performing computers or even with the best internal hardware. OSX isn't the best OS either as none are. They all have their limitations and bugs. Their phones aren't the best either.
I think you are confusing "best" with "most popular" or "most glamorous".